Micron Steers Roadmap Around Memory Scaling Obstacles

By Tiffany Trader

August 27, 2015

In a packed session at IDF 2015 in San Francisco last week, Scott Graham, Micron’s general manager of Hybrid Memory, discussed some of the key themes occurring in the memory landscape from Micron’s perspective.

“It’s an exciting time in the industry and there’s a lot going on with memory development in system architecture and software architecture and how they combine together to provide system solutions in the server, mobile computing and embedded and networking environments,” he offered as prelude.

Noting that Micron has a portfolio that spans across platforms and sectors, Graham asked the primarily developer audience to consider how they can use these new and existing memory technologies to develop platforms to solve complex challenges out in the industry.

As the focus in computing moves from the compute bottleneck to the data bottleneck with the slow down of Moore’s law and the proliferation of data, memory and storage technologies are more important than ever. And while HPC certainly has some unique challenges and specific requirements, many concerns related to price, performance and system balance are shared across the larger computing market.

Memory is more diversified than ever and Micron has several technologies and products that are optimized for power and performance and target HPC, including Hybrid Memory Cube, solid state drives, NVDIMMs, 3D NAND, and most recently 3D XPoint, which it developed with partner Intel. The non-volatile memory process technology, unveiled last month, is being heralded by its backers as the first new memory category since the introduction of NAND flash in 1989.

3D XPoint, said Graham, previewing content to come later in his presentation, delivers 1000X the performance of regular multi-level cell (MLC) NAND and 10X higher density than a conventional volatile memory, such as DRAM.

The Update

Graham went on to deliver a technology update for the four key technologies that undergird Micron’s portfolio: DRAM, NAND, package technology (aka Hybrid Memory Cube), and new memory technology (aka 3D XPoint).

In terms of DRAM, Graham said the product continues to come along nicely with strong progress for 20nm yield. And Micron has 1Xnm development underway in Asia and 1Y/1Znm in the US.

For NAND, 16nm TLC NAND is also ramping up, but Micron will be focusing their efforts more on 3D NAND. First generation 3D NAND is on track for production now, and Micron will move to second generation next year.

Micron notes its 3D packaging technology, which has been productized in the HMC line, continues to mature. The company is currently manufacturing HMC generation 2, and will be launching HMC generation 3 over the next year to enable even higher density and bandwidth. Graham reviewed that on the networking side, it is being used in data packet processing and in data packet buffering and storage applications. For the high performance computing space, HMC is used for very high-speed, high-bandwidth technology transactions.

“To be frank, we cannot achieve the applications and system needs without developing a really good packaging technology,” said Graham. “We’re not going to achieve these bandwidth capabilities. We’re not going to achieve the reliability needs. We’re not going to overcome some of the scaling challenges without developing some of these new technology methods. If you look at Hybrid Memory Cube, that’s been the lead vehicle for Micron in order to develop these package technologies for future emerging memories.”

Graham went on to review the benefits of Micron’s in-package memory, stating that it helps to achieve bandwidth, efficiency and form factor all in one package. “If we have the ability to take DRAM and stack it on top of a logic layer and SoC and be able to control that DRAM with that SoC, it allows us to overcome scaling challenges. Being able to combine these technologies together, gives us unprecedented memory bandwidth that keeps pace with multiple CPU cores, and DRAM alone is not going to do that. This all allows for increased savings in energy/bit, density in a small form factor, higher performance and lower energy, and compelling RAS features,” Graham continues.

Challenges to the Longevity of DRAM

Graham also spoke about the impacts of DRAM process complexity, noting that as the industry scales from 50nm to 30nm and then to 20nm, complexity drives really significant upticks in the number of mask levels, by over 35 percent. The number of non-litho steps per critical mask level is up a staggering 110 percent, going from 30nm to 20nm. Clean room space per wafer output is up over 80 percent. Since acquiring Elpida in 2013, Micron says is is getting ahead of its original plan on hitting the 20nm yield. Keeping cost per bit down is a key goal and Micron believes it can enable this by facilitating the scaling path to sub-15nm DRAM. Specifically, Graham noted 1Xnm is driving over a 30 percent improvement in cost per Gb over 20nm.

DRAM is still the primary memory inside nearly every computer, from mobile phones to datacenter servers to supercomputers. But with scaling challenges, improvements have already started slowing. There are also power concerns with DRAM main memory systems accounting for about 30-50 percent of a node’s overall power consumption. These points are all highlighted in a recent journal article written by authors Jeffrey S. Vetter and Sparsh Mittal (of Oak Ridge National Laboratory). The duo then set out to examine what the future might hold for non-volatile memory systems in extreme-scale high performance computing systems.

“For DRAM, there are possible improvements from redesigning and optimizing DRAM protocols, moving DRAM closer to processors, and improved manufacturing processes,” they write. “In fact, this integration of memory onto the package in future systems may provide for performance and power benefits of about one order of magnitude [5]. Second, emerging memory technologies with different characteristics could replace or complement DRAM [13, 15, 19, 24].”

In another part of the paper, Vetter and Mittal write: “Moreover, as the benefits of device scaling for DRAM memory slow, it will become increasingly difficult to keep memory capacities balanced with increasing computational rates offered by next-generation processors. However, a number of emerging memory technologies — nonvolatile memory (NVM) devices – are being investigated as an alternative for DRAM. Moving forward, these NVM devices may offer a number of solutions for HPC architectures. First, as the name, NVM, implies, these devices retain state without continuous power, which can, in turn, reduce power costs. Second, certain NVM devices can be as dense as DRAM, facilitating more memory capacity in the same physical volume. Finally, NVM, such as contemporary NAND flash memory, can be less expensive than DRAM in terms of cost per bit. Taken together, these benefits can provide opportunities for revolutionizing the design of extreme-scale HPC systems.” The full paper fleshes out each of these potential technology trends.

Micron’s General Manager of Hybrid Memory echos many of the same concerns as he discusses Micron’s outlook to the future of memory. “As we look at the future, in order to overcome the scaling challenges, specifically related to DRAM, we need to either find a better DRAM or some type of DRAM replacement,” says Graham. “So we continue to have a strong strategic investment in our roadmap enablement for storage-class memory as well as some type of DRAM or NAND replacement as well as multiple generations of 3D NAND. The strategic investment in the future of those core technologies that we’re looking at today and will continue to invest research dollars in are both resistive RAM as well as SST RAM. And SST-RAM — spin-torque magnetic random-access memory RAM — we think that that technology has a really promising opportunity to perhaps replace DRAM. So it’s DRAM-like but with non-volatile capability. As we continue to explore other opportunities, we will update the community.”

Micron’s condensed roadmap of technologies is shown below:

Micron roadmap slide IDF15

Emerging Memory and 3D-XPoint

When it comes to Micron’s emerging memory line, not surprisingly the focus is on 3D-XPoint with generation one sampling this year (although first deliveries are not promised until 2016) and a subsequent technology coming the following year. You can also see New Memory B Gen 1 positioned just a little farther out. At first all Graham would say is that “we are working on it now and it will be disclosed at a later date,” but he later confirmed that Micron’s first generation offering would be cost-optimized, while the emerging “new memory B” technology would be focused on performance and addressing some of the bigger industry challenges.

“As we develop new memory technologies and learn from XPoint and develop XPoint even further, then we will have subsequent versions of this technology and other technologies that can fit into this roadmap,” said Graham, declining to provide further details.

This slide gives a idea of where these new memories come down in terms of performance versus cost in relation to DRAM and NAND.

Micron new memory performance and cost IDF15

 

Nonvolatile memory latency is the major challenge of emerging memory in Micron’s view. As CPU technology continues to scale, memory IO continues to experience significant performance bottlenecks, so emerging memory products need to fulfill that huge latency gap. The gap continues to widen with the progression of technologies from DDR2 to DDR3 and DDR4.

Micron slide 3D XPoint positioning

Micron and Intel developed 3D XPoint to bridge this gap. As such 3D-XPoint is not intended as a replacement for DRAM or SSD (at least that’s Micron’s view) but for a target niche of applications that include in-memory database, metadata storage as well as application logging and others in verticals such as oil & gas exploration, big data analytics, financial transactions and medical research.

Graham refers to 3D-XPoint as an emerging storage class memory technology that offers DRAM-like performance with higher density and lower energy, and non-volatility with fraction of DRAM cost/bit. It is also said to be 1000x faster than NAND and the performance can be realized on PCIe or DDR buses, but there is concern about the new memory interface being proprietary. For example, Intel’s first go-to-market product, Optane, which slots inside a DDR4, is electrically compatible but will require new CPU and new extensions to access 3D XPoint. Micron has yet to reveal its first XPoint-based product, but said it would be announcing its product plans over the next couple of months.

Micron says it has multiple technologies currently in development and showing promise around XPoint and it realizes the importance of broad industry support to make an emerging memory technology successful. Further development is still needed around controller technology, which is critical to exploit characteristics of each type of memory, as well as software that is capable of taking advantage of the persistent memory semantics.

Micron 3D XPoint memory graphic IDF15For the record, Micron and Intel still aren’t saying exactly what XPoint is made of, except to reiterate that the memory element plus diode are positioned at the intersection of word and bit lines. The “memory grid” 3-D checkerboard structure maximizes cell density and allows memory cells to be addressed individually.

Micron looks at memory in a different way now, according to Graham, which is in three buckets: near, bulk and far memory. This is of course the same trend in HPC with increasing attention being paid to memory hierarchies.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Democratization of HPC Part 3: Ninth Graders Tap HPC in the Cloud to Design Flying Boats

October 18, 2018

This is the third in a series of articles demonstrating the growing acceptance of high-performance computing (HPC) in new user communities and application areas. In this article we present UberCloud use case #208 on how Read more…

By Wolfgang Gentzsch and Håkon Bull Hove

Penguin Computing Launches Consultancy for Piecing AI Strategies Together

October 18, 2018

AI stands before the HPC industry as a beacon of great expectations, yet market research repeatedly shows that AI adoption is commonly stuck in the talking phase, on the near side of a difficult chasm to cross. In respon Read more…

By Tiffany Trader

When Water Quality—Not Quantity—Hinders HPC Cooling

October 18, 2018

Attention has been paid to the sheer quantity of water consumed by supercomputers’ cooling towers – and rightly so, as they can require thousands of gallons per minute to cool. But in the background, another factor can emerge, bottlenecking efficiency and raising costs: water quality. Read more…

By Oliver Peckham

HPE Extreme Performance Solutions

One Small Step Toward Mars: One Giant Leap for Supercomputing

Since the days of the Space Race between the U.S. and the former Soviet Union, we have continually sought ways to perform experiments in space. Read more…

IBM Accelerated Insights

Paper Offers ‘Proof’ of Quantum Advantage on Some Problems

October 18, 2018

Is quantum computing worth all the effort being poured into it or should we just wait for classical computing to catch up? An IBM blog today posed those questions and, you won’t be surprised, offers a firm “it’s wo Read more…

By John Russell

Penguin Computing Launches Consultancy for Piecing AI Strategies Together

October 18, 2018

AI stands before the HPC industry as a beacon of great expectations, yet market research repeatedly shows that AI adoption is commonly stuck in the talking phas Read more…

By Tiffany Trader

When Water Quality—Not Quantity—Hinders HPC Cooling

October 18, 2018

Attention has been paid to the sheer quantity of water consumed by supercomputers’ cooling towers – and rightly so, as they can require thousands of gallons per minute to cool. But in the background, another factor can emerge, bottlenecking efficiency and raising costs: water quality. Read more…

By Oliver Peckham

Paper Offers ‘Proof’ of Quantum Advantage on Some Problems

October 18, 2018

Is quantum computing worth all the effort being poured into it or should we just wait for classical computing to catch up? An IBM blog today posed those questio Read more…

By John Russell

Dell EMC to Supply U Michigan’s Great Lakes Cluster

October 16, 2018

The University of Michigan (U-M) today announced Dell EMC is the lead vendor for U-M’s $4.8 million Great Lakes HPC cluster scheduled for deployment in first Read more…

By John Russell

Houston to Field Massive, ‘Geophysically Configured’ Cloud Supercomputer

October 11, 2018

Based on some news stories out today, one might get the impression that the next system to crack number one on the Top500 would be an industrial oil and gas mon Read more…

By Tiffany Trader

Nvidia Platform Pushes GPUs into Machine Learning, High Performance Data Analytics

October 10, 2018

GPU leader Nvidia, generally associated with deep learning, autonomous vehicles and other higher-end enterprise and scientific workloads (and gaming, of course) Read more…

By Doug Black

Federal Investment in Exascale – What It Really Means

October 10, 2018

Earlier this month, the EuroHPC JU (Joint Undertaking) reached critical mass, and it seems all EU and affiliated member states, bar the UK (unsurprisingly), have or will sign on. The EuroHPC JU was born from a recognition that individual EU member states, and the EU as a whole, were significantly underinvesting in HPC compared to the US, China and Japan, who all have their own exascale investment and delivery strategies (NSCI, 13th 5 Year Plan, Post-K, etc). Read more…

By Dairsie Latimer

NERSC-9 Clues Found in NERSC 2017 Annual Report

October 8, 2018

If you’re eager to find out who’ll supply NERSC’s next-gen supercomputer, codenamed NERSC-9, here’s a project update to tide you over until the winning bid and system details are revealed. The upcoming system is referenced several times in the recently published 2017 NERSC annual report. Read more…

By Tiffany Trader

TACC Wins Next NSF-funded Major Supercomputer

July 30, 2018

The Texas Advanced Computing Center (TACC) has won the next NSF-funded big supercomputer beating out rivals including the National Center for Supercomputing Ap Read more…

By John Russell

IBM at Hot Chips: What’s Next for Power

August 23, 2018

With processor, memory and networking technologies all racing to fill in for an ailing Moore’s law, the era of the heterogeneous datacenter is well underway, Read more…

By Tiffany Trader

Requiem for a Phi: Knights Landing Discontinued

July 25, 2018

On Monday, Intel made public its end of life strategy for the Knights Landing "KNL" Phi product set. The announcement makes official what has already been wide Read more…

By Tiffany Trader

CERN Project Sees Orders-of-Magnitude Speedup with AI Approach

August 14, 2018

An award-winning effort at CERN has demonstrated potential to significantly change how the physics based modeling and simulation communities view machine learni Read more…

By Rob Farber

House Passes $1.275B National Quantum Initiative

September 17, 2018

Last Thursday the U.S. House of Representatives passed the National Quantum Initiative Act (NQIA) intended to accelerate quantum computing research and developm Read more…

By John Russell

Summit Supercomputer is Already Making its Mark on Science

September 20, 2018

Summit, now the fastest supercomputer in the world, is quickly making its mark in science – five of the six finalists just announced for the prestigious 2018 Read more…

By John Russell

New Deep Learning Algorithm Solves Rubik’s Cube

July 25, 2018

Solving (and attempting to solve) Rubik’s Cube has delighted millions of puzzle lovers since 1974 when the cube was invented by Hungarian sculptor and archite Read more…

By John Russell

AMD’s EPYC Road to Redemption in Six Slides

June 21, 2018

A year ago AMD returned to the server market with its EPYC processor line. The earth didn’t tremble but folks took notice. People remember the Opteron fondly Read more…

By John Russell

Leading Solution Providers

HPC on Wall Street 2018 Booth Video Tours Playlist

Arista

Dell EMC

IBM

Intel

RStor

VMWare

D-Wave Breaks New Ground in Quantum Simulation

July 16, 2018

Last Friday D-Wave scientists and colleagues published work in Science which they say represents the first fulfillment of Richard Feynman’s 1982 notion that Read more…

By John Russell

TACC’s ‘Frontera’ Supercomputer Expands Horizon for Extreme-Scale Science

August 29, 2018

The National Science Foundation and the Texas Advanced Computing Center announced today that a new system, called Frontera, will overtake Stampede 2 as the fast Read more…

By Tiffany Trader

HPE No. 1, IBM Surges, in ‘Bucking Bronco’ High Performance Server Market

September 27, 2018

Riding healthy U.S. and global economies, strong demand for AI-capable hardware and other tailwind trends, the high performance computing server market jumped 28 percent in the second quarter 2018 to $3.7 billion, up from $2.9 billion for the same period last year, according to industry analyst firm Hyperion Research. Read more…

By Doug Black

Intel Announces Cooper Lake, Advances AI Strategy

August 9, 2018

Intel's chief datacenter exec Navin Shenoy kicked off the company's Data-Centric Innovation Summit Wednesday, the day-long program devoted to Intel's datacenter Read more…

By Tiffany Trader

GPUs Power Five of World’s Top Seven Supercomputers

June 25, 2018

The top 10 echelon of the newly minted Top500 list boasts three powerful new systems with one common engine: the Nvidia Volta V100 general-purpose graphics proc Read more…

By Tiffany Trader

Germany Celebrates Launch of Two Fastest Supercomputers

September 26, 2018

The new high-performance computer SuperMUC-NG at the Leibniz Supercomputing Center (LRZ) in Garching is the fastest computer in Germany and one of the fastest i Read more…

By Tiffany Trader

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

Aerodynamic Simulation Reveals Best Position in a Peloton of Cyclists

July 5, 2018

Eindhoven University of Technology (TU/e) and KU Leuven research group conducts the largest numerical simulation ever done in the sport industry and cycling discipline. The goal was to understand the aerodynamic interactions in the peloton, i.e., the main pack of cyclists in a race. Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This