Micron Steers Roadmap Around Memory Scaling Obstacles

By Tiffany Trader

August 27, 2015

In a packed session at IDF 2015 in San Francisco last week, Scott Graham, Micron’s general manager of Hybrid Memory, discussed some of the key themes occurring in the memory landscape from Micron’s perspective.

“It’s an exciting time in the industry and there’s a lot going on with memory development in system architecture and software architecture and how they combine together to provide system solutions in the server, mobile computing and embedded and networking environments,” he offered as prelude.

Noting that Micron has a portfolio that spans across platforms and sectors, Graham asked the primarily developer audience to consider how they can use these new and existing memory technologies to develop platforms to solve complex challenges out in the industry.

As the focus in computing moves from the compute bottleneck to the data bottleneck with the slow down of Moore’s law and the proliferation of data, memory and storage technologies are more important than ever. And while HPC certainly has some unique challenges and specific requirements, many concerns related to price, performance and system balance are shared across the larger computing market.

Memory is more diversified than ever and Micron has several technologies and products that are optimized for power and performance and target HPC, including Hybrid Memory Cube, solid state drives, NVDIMMs, 3D NAND, and most recently 3D XPoint, which it developed with partner Intel. The non-volatile memory process technology, unveiled last month, is being heralded by its backers as the first new memory category since the introduction of NAND flash in 1989.

3D XPoint, said Graham, previewing content to come later in his presentation, delivers 1000X the performance of regular multi-level cell (MLC) NAND and 10X higher density than a conventional volatile memory, such as DRAM.

The Update

Graham went on to deliver a technology update for the four key technologies that undergird Micron’s portfolio: DRAM, NAND, package technology (aka Hybrid Memory Cube), and new memory technology (aka 3D XPoint).

In terms of DRAM, Graham said the product continues to come along nicely with strong progress for 20nm yield. And Micron has 1Xnm development underway in Asia and 1Y/1Znm in the US.

For NAND, 16nm TLC NAND is also ramping up, but Micron will be focusing their efforts more on 3D NAND. First generation 3D NAND is on track for production now, and Micron will move to second generation next year.

Micron notes its 3D packaging technology, which has been productized in the HMC line, continues to mature. The company is currently manufacturing HMC generation 2, and will be launching HMC generation 3 over the next year to enable even higher density and bandwidth. Graham reviewed that on the networking side, it is being used in data packet processing and in data packet buffering and storage applications. For the high performance computing space, HMC is used for very high-speed, high-bandwidth technology transactions.

“To be frank, we cannot achieve the applications and system needs without developing a really good packaging technology,” said Graham. “We’re not going to achieve these bandwidth capabilities. We’re not going to achieve the reliability needs. We’re not going to overcome some of the scaling challenges without developing some of these new technology methods. If you look at Hybrid Memory Cube, that’s been the lead vehicle for Micron in order to develop these package technologies for future emerging memories.”

Graham went on to review the benefits of Micron’s in-package memory, stating that it helps to achieve bandwidth, efficiency and form factor all in one package. “If we have the ability to take DRAM and stack it on top of a logic layer and SoC and be able to control that DRAM with that SoC, it allows us to overcome scaling challenges. Being able to combine these technologies together, gives us unprecedented memory bandwidth that keeps pace with multiple CPU cores, and DRAM alone is not going to do that. This all allows for increased savings in energy/bit, density in a small form factor, higher performance and lower energy, and compelling RAS features,” Graham continues.

Challenges to the Longevity of DRAM

Graham also spoke about the impacts of DRAM process complexity, noting that as the industry scales from 50nm to 30nm and then to 20nm, complexity drives really significant upticks in the number of mask levels, by over 35 percent. The number of non-litho steps per critical mask level is up a staggering 110 percent, going from 30nm to 20nm. Clean room space per wafer output is up over 80 percent. Since acquiring Elpida in 2013, Micron says is is getting ahead of its original plan on hitting the 20nm yield. Keeping cost per bit down is a key goal and Micron believes it can enable this by facilitating the scaling path to sub-15nm DRAM. Specifically, Graham noted 1Xnm is driving over a 30 percent improvement in cost per Gb over 20nm.

DRAM is still the primary memory inside nearly every computer, from mobile phones to datacenter servers to supercomputers. But with scaling challenges, improvements have already started slowing. There are also power concerns with DRAM main memory systems accounting for about 30-50 percent of a node’s overall power consumption. These points are all highlighted in a recent journal article written by authors Jeffrey S. Vetter and Sparsh Mittal (of Oak Ridge National Laboratory). The duo then set out to examine what the future might hold for non-volatile memory systems in extreme-scale high performance computing systems.

“For DRAM, there are possible improvements from redesigning and optimizing DRAM protocols, moving DRAM closer to processors, and improved manufacturing processes,” they write. “In fact, this integration of memory onto the package in future systems may provide for performance and power benefits of about one order of magnitude [5]. Second, emerging memory technologies with different characteristics could replace or complement DRAM [13, 15, 19, 24].”

In another part of the paper, Vetter and Mittal write: “Moreover, as the benefits of device scaling for DRAM memory slow, it will become increasingly difficult to keep memory capacities balanced with increasing computational rates offered by next-generation processors. However, a number of emerging memory technologies — nonvolatile memory (NVM) devices – are being investigated as an alternative for DRAM. Moving forward, these NVM devices may offer a number of solutions for HPC architectures. First, as the name, NVM, implies, these devices retain state without continuous power, which can, in turn, reduce power costs. Second, certain NVM devices can be as dense as DRAM, facilitating more memory capacity in the same physical volume. Finally, NVM, such as contemporary NAND flash memory, can be less expensive than DRAM in terms of cost per bit. Taken together, these benefits can provide opportunities for revolutionizing the design of extreme-scale HPC systems.” The full paper fleshes out each of these potential technology trends.

Micron’s General Manager of Hybrid Memory echos many of the same concerns as he discusses Micron’s outlook to the future of memory. “As we look at the future, in order to overcome the scaling challenges, specifically related to DRAM, we need to either find a better DRAM or some type of DRAM replacement,” says Graham. “So we continue to have a strong strategic investment in our roadmap enablement for storage-class memory as well as some type of DRAM or NAND replacement as well as multiple generations of 3D NAND. The strategic investment in the future of those core technologies that we’re looking at today and will continue to invest research dollars in are both resistive RAM as well as SST RAM. And SST-RAM — spin-torque magnetic random-access memory RAM — we think that that technology has a really promising opportunity to perhaps replace DRAM. So it’s DRAM-like but with non-volatile capability. As we continue to explore other opportunities, we will update the community.”

Micron’s condensed roadmap of technologies is shown below:

Micron roadmap slide IDF15

Emerging Memory and 3D-XPoint

When it comes to Micron’s emerging memory line, not surprisingly the focus is on 3D-XPoint with generation one sampling this year (although first deliveries are not promised until 2016) and a subsequent technology coming the following year. You can also see New Memory B Gen 1 positioned just a little farther out. At first all Graham would say is that “we are working on it now and it will be disclosed at a later date,” but he later confirmed that Micron’s first generation offering would be cost-optimized, while the emerging “new memory B” technology would be focused on performance and addressing some of the bigger industry challenges.

“As we develop new memory technologies and learn from XPoint and develop XPoint even further, then we will have subsequent versions of this technology and other technologies that can fit into this roadmap,” said Graham, declining to provide further details.

This slide gives a idea of where these new memories come down in terms of performance versus cost in relation to DRAM and NAND.

Micron new memory performance and cost IDF15

 

Nonvolatile memory latency is the major challenge of emerging memory in Micron’s view. As CPU technology continues to scale, memory IO continues to experience significant performance bottlenecks, so emerging memory products need to fulfill that huge latency gap. The gap continues to widen with the progression of technologies from DDR2 to DDR3 and DDR4.

Micron slide 3D XPoint positioning

Micron and Intel developed 3D XPoint to bridge this gap. As such 3D-XPoint is not intended as a replacement for DRAM or SSD (at least that’s Micron’s view) but for a target niche of applications that include in-memory database, metadata storage as well as application logging and others in verticals such as oil & gas exploration, big data analytics, financial transactions and medical research.

Graham refers to 3D-XPoint as an emerging storage class memory technology that offers DRAM-like performance with higher density and lower energy, and non-volatility with fraction of DRAM cost/bit. It is also said to be 1000x faster than NAND and the performance can be realized on PCIe or DDR buses, but there is concern about the new memory interface being proprietary. For example, Intel’s first go-to-market product, Optane, which slots inside a DDR4, is electrically compatible but will require new CPU and new extensions to access 3D XPoint. Micron has yet to reveal its first XPoint-based product, but said it would be announcing its product plans over the next couple of months.

Micron says it has multiple technologies currently in development and showing promise around XPoint and it realizes the importance of broad industry support to make an emerging memory technology successful. Further development is still needed around controller technology, which is critical to exploit characteristics of each type of memory, as well as software that is capable of taking advantage of the persistent memory semantics.

Micron 3D XPoint memory graphic IDF15For the record, Micron and Intel still aren’t saying exactly what XPoint is made of, except to reiterate that the memory element plus diode are positioned at the intersection of word and bit lines. The “memory grid” 3-D checkerboard structure maximizes cell density and allows memory cells to be addressed individually.

Micron looks at memory in a different way now, according to Graham, which is in three buckets: near, bulk and far memory. This is of course the same trend in HPC with increasing attention being paid to memory hierarchies.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This