PNNL Launches Center for Advanced Technology Evaluation

By John Russell

November 13, 2015

With the recent launch of the Center for Advanced Technology Evaluation (CENATE), Pacific Northwest National Laboratory is well positioned to serve as a nexus for evaluating technologies that will be foundational for extreme-scale systems – all within a first-of-its-kind computing proving ground. Funded by the Department of Energy Office of Advanced Scientific Computing Research, CENATE’s mission is to deliver concrete benefits to PNNL and to the broader technology research community.

The idea is straightforward: By creating a focal point for the evaluation of early systems technologies that too often are conducted between isolated research teams and technology providers, CENATE provides a needed research and development connection function. The intent is to productively impact the major advancements needed in computing technology and energy efficiency in the transition to exascale and beyond.

“It will be essential to engage a hierarchy of strategic partnerships and integrated methodologies to accelerate both numerically and data-intensive breakthrough technologies toward efficient, productive, high-end computing,” said DOE-ASCR Research Division Director William Harrod. “CENATE’s entire operations model speaks directly to this.” PNNL opened CENATE in mid October and will be spreading the CENATE message as part of a contingent of national laboratories at the DOE booth at SC15 next week.

CENATE is a natural progression of activities within PNNL’s Performance and Architecture Lab (PAL). In the last few years, PNNL used internal investments to create a state-of-the-art measurement facility. The laboratory affords accurate measurements of performance, power, and thermal effects, from device to system level. PAL has also developed methods and tools for modeling and simulating performance and power; researchers will be able to the infrastructure and tools to gain deeper insight into system and application performance and, hopefully, an improved ability ‘to design ahead.’

“Application workloads and technologies under investigation will cover many scientific domains of interest to the DOE,” said Adolfy Hoisie, PNNL’s chief scientist for computing and CENATE’s principal investigator and director. “CENATE facilities will be made available to the DOE laboratory community, and our findings will be disseminated among the DOE complex and to technology provider communities within NDA and IP limitations. Moreover, we will make the most of our industry connections to provide added technology evaluation capabilities, including early access to technologies, equipment, and knowledge resources.”

CENATE_graphicsThe CENATE Resource
CENATE is designed to provide a multi-perspective, integrated approach in its evaluation process, undertaking empirical analyses affecting sub-system or constituent components to full nodes and small clusters with network switches that are fully populated with compute nodes. Sub-systems of interest include the processor socket (homogeneous and accelerated systems), memories (dynamic, static, memory cubes), motherboards, networks (network interface cards and switches), and input/output and storage devices.

The CENATE core encompasses instrumentation, testbeds, evaluation, and modeling and simulation research areas that primarily will focus on workload applications of interest to DOE with the notion that the broader high-performance computing community can take advantage of synergies as they develop. Hosie emphasized the specifichow, when, and what type of evaluation mechanism’ employed in the CENATE pipeline will depend completely on where the technology of interest is in its life cycle.

“Within CENATE, we can take a concept, an early idea where a hardware prototype doesn’t exist and employ modeling and simulation,” he said. “At another stage of the technology development pipeline, very early technologies may be available for measurement in the Advanced Measurement Lab at device level, such as 7nm technology. At another stage of technology maturity a subsystem such as a novel memory board would be available for measurements in AML.”

In both cases – from early measurements to assessment of the impact of such technologies on DOE applications, systems, and power performance – research will be conducted using PAL’s modeling and simulation bag of tools. This measure-model-design pipeline is just one of many potential options that CENATE capabilities afford for steering future system designs and application mapping for optimal performance under the constraints of power consumption.

Tools to Grow By
Measurement instrumentation will provide detailed power information facilitated by PNNL’s investments in technical capabilities that already include the AML. These dedicated physical labs will enable rapid evaluations of component technologies, while evaluations at small and medium scales will feed the analysis pipeline toward modeling and simulation to assess the impact of technologies at large-scale and explore how the technologies may evolve in subsequent generations.

The testbed infrastructure features numerous workbenches—with room for more—that accommodate black box, or complete systems, with standard I/O devices, network connections, and external power meters that can be evaluated in a relatively short turnaround. In addition, there are open-box, or white box, systems where carrier boards are exposed and only include the essentials, such as CPUs, memory, and storage. These systems require a longer setup but also provide added power evaluation via external digital-to-analog converters and voltage probes. CENATE also can manage gray box, or single-component, evaluations that require specific carrier boards and coarse power instrumentation to examine. Gray box evaluation times will vary by system.

“CENATE will assist in preparing applications for future technology generations by assessing the importance of components and their impact on large-scale system deployments still on the horizon,” said Darren Kerbyson, CENATE’s lead scientist. “Ultimately, our evaluations and prediction processes will weed out robustness issues associated with early hardware that can be an imposing barrier en route to production.”

CENATE_graphicsCENATE leverages PNNL’s existing expertise in analytical modeling of performance and power of large-scale applications and systems, as well as work on adapting open-source, near-cycle-accurate system simulations for small scales. Hoisie and Kerbyson manage the center, and the evaluation area leads include Roberto Gioiosa, Instrumentation; Andres Marquez, Testbeds (scalability and new technology); Nathan Tallent, Evaluation; and Kevin Barker, Modeling and Simulation.

“To enable extreme-scale science and computing, especially as defined by DOE-ASCR, we need viable methods for more effectively examining the applications that pave the way to the new state of the art,” Hoisie said. “These evaluations also must provide accessible feedback in the form of useful data about performance and energy efficiencies. These data then will be employed to refine technology using co-design methods and additional optimizations. CENATE is a clear bridge that also aligns well with the current Executive Order for the National Strategic Computing Initiative.”
Browse News From SC15The long-term goal is for CENATE to get deeply enmeshed in the many computing projects funded by DOE for exascale and beyond. To that end, CENATE facilities will be made available to the DOE laboratory community via an instrument-like resource and time allocation to assure broad connectivity. A Wiki is already in development to facilitate rapid dissemination of results, within the confines of non-disclosure and intellectual property agreements with industry partners, as well as to provide a users’ forum for observations, suggestions, and general comments. Workshops, webinars, and onsite host visitors, all aimed at developing new testing methods and procedures, will further promote interaction and augment CENATE general expertise through contributions from experts within the HPC scientific community.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This