Mellanox Touts Arrival of Intelligent Interconnect

By Tiffany Trader

November 16, 2015

Intelligence and integration are the watchwords of an era in which the insatiable demand for faster, more powerful computers can no longer ride the coattails of a strong Moore’s law. These are also the hallmarks of co-design, an approach that is championed by interconnect fabric vendor Mellanox Technologies and others in the community as essential for supercomputing to progress to exascale and beyond.

As Mellanox evolves its 100 Gb/s Enhanced Data Rate (EDR) InfiniBand product line, it is leveraging synergies between software and hardware and adding intelligence to the interconnect in the process. Put another way, Mellanox is moving compute closer to the network to free up server CPUs for more high-level tasks, a strategy that is crystalizing with the company’s latest product additions: Switch-IB 2, its next-generation 100 Gb/s InfiniBand switch targeted at high-performance computing and hyper-scale workloads; and the ConnectX-4 Lx Programmable adapter, designed to provide FPGA-based acceleration for a range of network applications.

Mellanox intelligent interconnect paves road to exascale slide SC15

Like the original Switch-IB, the new 36-port Switch-IB 2 (announced Nov. 12) integrates 144 SerDes, which can operate at 1 Gb/s to 25 Gb/s speeds per lane for a total of 7.2 Tb/s throughput. However, thanks to the addition of SHArP technology (SHArP stands for Scalable, Hierarchical, Aggregation Protocol), Switch-IB 2 can do something its predecessor cannot: offload collective MPI operations from the CPU to the network — for a claimed 10X performance boost.

As Mellanox explains, SHArP is a co-design architecture that enables the usage of all active datacenter devices to accelerate the communications frameworks, in this case taking the MPI operations that run on the CPU and executing them on the switch.

“Today, MPI collective operations run on the server, which means that each endpoint needs to communicate with every other endpoint (server),” Mellanox’s Gilad Shainer said in an interview. “We were able to move some of those operations to the NIC side, but still it’s running on the server. When a server needs to run those synchronization operations, it needs to communicate with every other server in the cluster. This requires multiple communications over the network that goes from the server to every other endpoint on the cluster and back. This is the wall, and you cannot reduce the latencies. When we take this load and move it to be executed and managed by the switch silicon, the switch can execute an MPI communication in one transaction because it is connected to everything. It can go to all of the endpoints at once and get the data back and that’s it. So instead of multiple transactions over the network, you combine everything to a single transaction. That means you go from tens of microseconds to a low single digit of microseconds.”

By becoming an active element, Switch-IB 2 enables application managers to use the power of data. Shainer attributes the company’s inclusion in the CORAL project to this offload capability. The DOE labs were funding some of the developments of the SHArP technology and being able to gain this 10X performance improvement on their codes was key, he said.

The new switch touts sub-90 nanosecond latency, 7.2Tb/s throughput, 7.02 billion messages/sec, as well as adaptive routing, congestion control, and support for multiple topologies. Pricing isn’t available yet, but Shainer reports it is fairly close to switch IB-1 pricing.

Mellanox is also using the SC15 launch pad to announce the ConnectX-4 Lx Programmable adapter, which puts a Mellanox NIC and a Xilinx FPGA on a single board/adapter to accelerate network applications, including security, deep packet inspection, compression/decompression, high-frequency trading and others. Today users that require this acceleration must use discrete components but the new adapter facilitates a closer connection and it’s more cost-effective and space-efficient because it’s just one card, said Shainer.

Another technology that Mellanox is showing at SC is Multi-Host Direct Socket, designed to enable low latency socket communication and be transparent to the application. Shainer explained that multi-host gives the CPU direct network access by taking the PCIe interface from a NIC and divvying it up into separate PCIe interfaces, each connected to a different socket. This makes more cycles available to the application by avoiding the QPI route, allowing for 50 percent lower CPU utilization and 20 percent lower latency, according to Shainer. Mellanox Multi-Host technology is available today in the company’s line of ConnectX-4 10/25/50/100 Gigabit Ethernet adapters ICs, and in OCP-based boards as part of Facebook’s Yosemite platform.

This slide provides an overview of Mellanox’s end-to-end portfolio:

Mellanox portfolio slide SC15

InfiniBand is currently the de-facto interconnect solution for performance demanding applications, with Mellanox InfiniBand holding a solid half of the petascale TOP500 systems (Cray has 19, BlueGene 8, and other proprietary 6) on the June TOP500 list. Shainer expects this growth to continue on the current list (announced today). We are seeing faster adoption of EDR versus the previous generation, FDR, he observed.

Mellanox CEO Eyal Waldman echoed this sentiment in a recent financial report. “We are seeing revenues from our 10, 25, 40, 50 and 100 Gigabit Ethernet solutions and traction with large data center customers for these products,” he stated. “We are happy to see our EDR 100 Gigabit InfiniBand revenues growing at a faster pace than FDR did, to approximately 12 percent of InfiniBand revenues.”

Following the trend of other long-time HPC vendors, Mellanox says it still remains dedicated to traditional HPC, but it is seeing growth outside the traditional lab and government datacenters. “Paypal is a known case,” Shainer shared, ticking off several more examples of the new-school InfiniBand users, including “financial institutes for latencies, Baidu, and other Tier 1 companies outside of HPC in the Web 2.0 sphere.”

Mellanox has also decided the time is right to start addressing the fire outside its doors, specifically Intel’s next-generation 100 Gb/s networking fabric, Omni-Path, which Shainer characterized as “an opposite architecture to what Mellanox is doing.” Mellanox’s main focus is offloading compute and moving intelligence to the network to overcome performance walls, while Omni-Path “is built on a non-offload network,” Shainer stated.

“We don’t think that Omni-Path can compete on application performance. Yes, they will show the basic numbers of 100 Gb/s and perhaps an equivalent latency [to our solution], but when it goes to the datacenter performance, the application performance, the lack of offloading network does not allow you to scale or provide efficiencies,” noted Shainer. “It puts a burden on the CPU, and it doesn’t provide the same performance.” He takes this argument one step further to suggest that keeping this burden on the CPU boosts CPU sales volumes, which would be beneficial to their bottom line as a chip company.

While Mellanox is advancing its strategy of pushing intelligence into the network, Intel’s been working to drive the fabric closer to the CPU. Intel has done this through both acquired IP and its own technology advances with a strong focus on integration. And make no mistake, Intel has been busy positioning its Omni-Path fabric as a superior alternative to InfiniBand. Intel has said that the Omni-Path precursor, True Scale, was designed to optimize the performance and scalability of MPI based applications.

Intel calls Omni-Path, which hit general availability today, the successor to Intel True Scale Fabric, but Intel has put this end-to-end networking fabric together based largely around acquisitions: True Scale InfiniBand IP from QLogic in 2012, Aries IP from Cray a few months later, and going back a few years, the Fulcrum Microsystems Inc. purchase. Intel recorded strong True Scale sales last year and it’s been sampling Omni-Path “with most major HPC and OEM vendors” in the months leading up to today’s GA announcement. The first Omni-Path products (the initial Intel OPA 100 series) will utilize discrete adapters that fit into PCIe slots, but the company has plans integrate Omni-Path connectivity into Intel Xeon Phi and then Xeon processors, enabling better latency and less power use.

We’ll leave a deeper Omni-Path dive for later this week, but here’s a few specs to help you make your own comparisons:

Intel Omni-Path OPA Table 2015

Another distinction that Shainer put forth was the potential drawbacks to being a proprietary network. Mellanox, an OpenPOWER partner, says it is focused on enabling performance and scalability for all infrastructure platforms: x86, Power, GPU, ARM and FPGA-based platforms at 10, 20, 25, 40, 50, 56 and 100Gb/s speeds. “We introduced the first 100 Gb/s interconnect in 2014; we’re going to have a complete end-to-end solutions in 2017 for 200 Gb/s,” Shainer said.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

Nvidia Appoints Andy Grant as EMEA Director of Supercomputing, Higher Education, and AI

March 22, 2024

Nvidia recently appointed Andy Grant as Director, Supercomputing, Higher Education, and AI for Europe, the Middle East, and Africa (EMEA). With over 25 years of high-performance computing (HPC) experience, Grant brings a Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire