Light-enabled Microprocessor Holds Promise for Faster Computers

By John Russell

February 23, 2016

Combining electronics and photonics on semiconductor microchips to speed data transmission isn’t a new idea – the potential for better performance and power reduction are enticing. However thorny manufacturing issues have so far limited widespread use of this approach. That could change soon according to a recent report in Nature[i] and would have have broad implications extending even to efforts to achieve exascale computing, say the authors.

In the paper – “Single-chip microprocessor that communicates directly using light” – researchers from UC Berkeley, University of Colorado, and MIT report fabricating an electronic–photonic system on a single chip integrating over 70 million transistors and 850 photonic components that work together to provide logic, memory, and interconnect functions. Most significantly, they did it with standard CMOS manufacturing techniques.

Talking about the impact of the work, Miloš Popovic a co-author on the study from the University of Colorado told HPCwire, “This work is directly aimed at the energy problem in supercomputers.  It will enable reducing the communication energy by about an order of magnitude, and will make communication energy independent of distance of a link — up to 100’s of meters. So, it’s definitely part of the exascale computing story.”

The chip was fabricated using a commercial high-performance 45-nm complementary metal–oxide semiconductor (CMOS) silicon-on-insulator (SOI) process. The authors write: “No changes to the foundry process were necessary to accommodate photonics and all optical devices were designed to comply with the native process-manufacturing rules. This ‘zero-change’ integration enables high-performance transistors on the same chip as optics, reuse of all existing designs in the process, compatibility with electronics design tools, and manufacturing in an existing high-volume foundry.”

On-chip electro-optic transmitters and receivers enable both the microprocessor and the memory to communicate directly to off-chip components using light, without the need for separate chips or components to host the optical devices.

One advantage of light based communication, noted Popović, is that multiple parallel data streams encoded on different colors of light can be sent over one and the same medium – in this case, an optical wire waveguide on a chip, or an off-chip optical fiber of the same kind that as those that form the Internet backbone.

Close-up of light-enabled microprocessor showing optical circuits (left), memory (top) and 2 compute cores (right)
Close-up of light-enabled microprocessor showing optical circuits (left), memory (top) and 2 compute cores (right)

“Another advantage is that the infrared light that we use – and that also TV remotes use – has a physical wavelength shorter than 1 micron, about one hundredth of the thickness of a human hair,” he said. “This enables very dense packing of light communication ports on a chip, enabling huge total bandwidth.” The new chip has a bandwidth density of 300 gigabits per second per square millimeter, about 10 to 50 times greater than packaged electrical-only microprocessors currently on the market.

The big news is the relative ease of manufacture. “This “zero change” approach to integration enables complex electronic-photonic systems on chip to be designed today, in an advanced CMOS foundry. This means high yield, immediate transition to volume production, and the most advanced transistors of any photonic chip (and the largest number of them). These qualities should open up research into systems on chip in many applications including RF signal processing, radar/lidar applications, sensing and imaging, etc.

The authors note, “By showing that a microprocessor with photonic I/O is possible to build today, we’re illustrating the power of this approach.  Incidentally, while we expected photonic devices to not perform as well using this approach as using fabrication customized to photonics, it turns out that in a number of cases they perform better — leveraging the high resolution implant masks, controlled sub-100nm CMOS deep UV lithography, and rich set of material and mask levels available in CMOS.”

As described in the paper, the manufacturing process includes a crystalline-silicon layer that is patterned to form both the body of the electronic transistors and the core of the optical waveguides. A thin buried-oxide layer separates the crystalline-silicon layer from the silicon-handle wafer. Because the buried-oxide layer is <200 nm thick, light propagating in crystalline-silicon waveguides will evanescently leak into the silicon-handle wafer, resulting in high waveguide loss.

To control leakage, selective substrate removal was performed on the chips after electrical packaging to etch away the silicon handle under regions with optical devices. The silicon handle remains intact under the microprocessor and memory (which dissipate the most power) to allow a heat sink to be contacted, if necessary. The researchers report removal of substrate “has a negligible effect on the electronics and the processor is completely functional even with a fully removed substrate.” The full details are best gleaned from the paper itself.

Researchers built the photodetectors of Silicon-Germanium (SiGe), which is present in small amounts in advanced CMOS processing, and selected 1,180nm wavelength for the optical channels as silicon is transparent to that wavelength. No adverse effects were seen and propagation losses were 4.3 dB/cm. The electro-optic transmitter consists of an electro-optic modulator and its electronic driver. The modulator is a silicon micro-ring resonator with a diameter of 10 μm, coupled to a waveguide.

Electrical signals are encoded on light waves in this optical transmitter consisting of a spoked ring modulator, monitoring photodiode (left) and light access port (bottom), all built using the same manufacturing steps and alongside transistor circuits that control them (top)
Electrical signals are encoded on light waves in this optical transmitter consisting of a spoked ring modulator, monitoring photodiode (left) and light access port (bottom), all built using the same manufacturing steps and alongside transistor circuits that control them (top)

It was necessary to create a tuning mechanism report the authors: “As a resonant device, the modulator is highly sensitive to variations in the thickness of the crystalline-silicon layer within and across SOI wafers as well as to spatially and rapidly temporally varying thermal environments created by the electrical components on the chip. Both effects cause λ0 to deviate from the design value, necessitating tuning circuitry. We embedded a 400-Ω resistive microheater inside the ring to efficiently tune λ0 and added a monitoring photodetector weakly coupled to the modulator drop port. When light resonates in the modulator ring, a small fraction of it couples to and illuminates the photodetector.”

Sadasivan Shankar, a longtime senior Intel researcher in semiconductor manufacturing and currently a visiting lecturer in computational science and engineering at Harvard, called the work important. “As mentioned in the paper itself, this is the current strained transistor technology that has been available in the market. [Nevertheless] this is a significant milestone. An optical device for transmission to memory in principle can save energy and also increase the clock cycle,” said Shankar who was not associated with the work.

“The current paradigm in HPC is more moving towards taking computing to data. The integration of optics with electronics on the same chip could enable this without higher energy costs. However, it is not clear that the overall performance is competitive with the state­‐of­‐the-art 14 nm CMOS technology,” said Shankar.

Popovic noted the important next steps for the research include: “1) to demonstrate multi-wavelength (WDM) communication in a processor, and 2) to improve the photonic devices — both of which can be done — to really put to rest questions about the viability of the approach, and 3) to develop new system applications — that will in turn drive us to devise new device concepts within CMOS platforms.”

Challenges aside, the work is a significant step forward. Co-author Chen Sun of UC Berkley said, “At a high-level, our work could solve the interconnect problem of today’s chips inside computers; semiconductor technology has allowed us to do more and more compute on a chip, but has done little to help chips communicate with each other at a higher bandwidth. Furthermore, the amount of power chips spend on communicating with other chips is now >20% of the chip’s power budget.

“With this technology, we could improve chip communication bandwidth by more than an order of magnitude and at lower power. At a lower-level, we have demonstrated an alternative path towards making optical devices on microchips, one that could 100% rely on an existing microchip manufacturing process and be natively integrated with electronics. This is an alternative to how the field of silicon photonics makes devices today, which is typically with the development of a new manufacturing process which no ability to integrate transistors on-chip.”

[i] Single-chip microprocessor that communicates directly using light, Nature

528, 534–538 (24 December 2015) doi:10.1038/nature16454; http://www.nature.com/nature/journal/v528/n7583/full/nature16454.html

Top Photo: Glenn Asakawa
Second Photo: Milos Popovic
Third Photo: Mark Wade

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Empowering High-Performance Computing for Artificial Intelligence

April 19, 2024

Artificial intelligence (AI) presents some of the most challenging demands in information technology, especially concerning computing power and data movement. As a result of these challenges, high-performance computing Read more…

Kathy Yelick on Post-Exascale Challenges

April 18, 2024

With the exascale era underway, the HPC community is already turning its attention to zettascale computing, the next of the 1,000-fold performance leaps that have occurred about once a decade. With this in mind, the ISC Read more…

2024 Winter Classic: Texas Two Step

April 18, 2024

Texas Tech University. Their middle name is ‘tech’, so it’s no surprise that they’ve been fielding not one, but two teams in the last three Winter Classic cluster competitions. Their teams, dubbed Matador and Red Read more…

2024 Winter Classic: The Return of Team Fayetteville

April 18, 2024

Hailing from Fayetteville, NC, Fayetteville State University stayed under the radar in their first Winter Classic competition in 2022. Solid students for sure, but not a lot of HPC experience. All good. They didn’t Read more…

Software Specialist Horizon Quantum to Build First-of-a-Kind Hardware Testbed

April 18, 2024

Horizon Quantum Computing, a Singapore-based quantum software start-up, announced today it would build its own testbed of quantum computers, starting with use of Rigetti’s Novera 9-qubit QPU. The approach by a quantum Read more…

2024 Winter Classic: Meet Team Morehouse

April 17, 2024

Morehouse College? The university is well-known for their long list of illustrious graduates, the rigor of their academics, and the quality of the instruction. They were one of the first schools to sign up for the Winter Read more…

Kathy Yelick on Post-Exascale Challenges

April 18, 2024

With the exascale era underway, the HPC community is already turning its attention to zettascale computing, the next of the 1,000-fold performance leaps that ha Read more…

Software Specialist Horizon Quantum to Build First-of-a-Kind Hardware Testbed

April 18, 2024

Horizon Quantum Computing, a Singapore-based quantum software start-up, announced today it would build its own testbed of quantum computers, starting with use o Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pre Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Instit Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips Read more…

The VC View: Quantonation’s Deep Dive into Funding Quantum Start-ups

April 11, 2024

Yesterday Quantonation — which promotes itself as a one-of-a-kind venture capital (VC) company specializing in quantum science and deep physics  — announce Read more…

Nvidia’s GTC Is the New Intel IDF

April 9, 2024

After many years, Nvidia's GPU Technology Conference (GTC) was back in person and has become the conference for those who care about semiconductors and AI. I Read more…

Google Announces Homegrown ARM-based CPUs 

April 9, 2024

Google sprang a surprise at the ongoing Google Next Cloud conference by introducing its own ARM-based CPU called Axion, which will be offered to customers in it Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Leading Solution Providers

Contributors

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Eyes on the Quantum Prize – D-Wave Says its Time is Now

January 30, 2024

Early quantum computing pioneer D-Wave again asserted – that at least for D-Wave – the commercial quantum era has begun. Speaking at its first in-person Ana Read more…

GenAI Having Major Impact on Data Culture, Survey Says

February 21, 2024

While 2023 was the year of GenAI, the adoption rates for GenAI did not match expectations. Most organizations are continuing to invest in GenAI but are yet to Read more…

The GenAI Datacenter Squeeze Is Here

February 1, 2024

The immediate effect of the GenAI GPU Squeeze was to reduce availability, either direct purchase or cloud access, increase cost, and push demand through the roof. A secondary issue has been developing over the last several years. Even though your organization secured several racks... Read more…

Intel’s Xeon General Manager Talks about Server Chips 

January 2, 2024

Intel is talking data-center growth and is done digging graves for its dead enterprise products, including GPUs, storage, and networking products, which fell to Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire