Light-enabled Microprocessor Holds Promise for Faster Computers

By John Russell

February 23, 2016

Combining electronics and photonics on semiconductor microchips to speed data transmission isn’t a new idea – the potential for better performance and power reduction are enticing. However thorny manufacturing issues have so far limited widespread use of this approach. That could change soon according to a recent report in Nature[i] and would have have broad implications extending even to efforts to achieve exascale computing, say the authors.

In the paper – “Single-chip microprocessor that communicates directly using light” – researchers from UC Berkeley, University of Colorado, and MIT report fabricating an electronic–photonic system on a single chip integrating over 70 million transistors and 850 photonic components that work together to provide logic, memory, and interconnect functions. Most significantly, they did it with standard CMOS manufacturing techniques.

Talking about the impact of the work, Miloš Popovic a co-author on the study from the University of Colorado told HPCwire, “This work is directly aimed at the energy problem in supercomputers.  It will enable reducing the communication energy by about an order of magnitude, and will make communication energy independent of distance of a link — up to 100’s of meters. So, it’s definitely part of the exascale computing story.”

The chip was fabricated using a commercial high-performance 45-nm complementary metal–oxide semiconductor (CMOS) silicon-on-insulator (SOI) process. The authors write: “No changes to the foundry process were necessary to accommodate photonics and all optical devices were designed to comply with the native process-manufacturing rules. This ‘zero-change’ integration enables high-performance transistors on the same chip as optics, reuse of all existing designs in the process, compatibility with electronics design tools, and manufacturing in an existing high-volume foundry.”

On-chip electro-optic transmitters and receivers enable both the microprocessor and the memory to communicate directly to off-chip components using light, without the need for separate chips or components to host the optical devices.

One advantage of light based communication, noted Popović, is that multiple parallel data streams encoded on different colors of light can be sent over one and the same medium – in this case, an optical wire waveguide on a chip, or an off-chip optical fiber of the same kind that as those that form the Internet backbone.

Close-up of light-enabled microprocessor showing optical circuits (left), memory (top) and 2 compute cores (right)
Close-up of light-enabled microprocessor showing optical circuits (left), memory (top) and 2 compute cores (right)

“Another advantage is that the infrared light that we use – and that also TV remotes use – has a physical wavelength shorter than 1 micron, about one hundredth of the thickness of a human hair,” he said. “This enables very dense packing of light communication ports on a chip, enabling huge total bandwidth.” The new chip has a bandwidth density of 300 gigabits per second per square millimeter, about 10 to 50 times greater than packaged electrical-only microprocessors currently on the market.

The big news is the relative ease of manufacture. “This “zero change” approach to integration enables complex electronic-photonic systems on chip to be designed today, in an advanced CMOS foundry. This means high yield, immediate transition to volume production, and the most advanced transistors of any photonic chip (and the largest number of them). These qualities should open up research into systems on chip in many applications including RF signal processing, radar/lidar applications, sensing and imaging, etc.

The authors note, “By showing that a microprocessor with photonic I/O is possible to build today, we’re illustrating the power of this approach.  Incidentally, while we expected photonic devices to not perform as well using this approach as using fabrication customized to photonics, it turns out that in a number of cases they perform better — leveraging the high resolution implant masks, controlled sub-100nm CMOS deep UV lithography, and rich set of material and mask levels available in CMOS.”

As described in the paper, the manufacturing process includes a crystalline-silicon layer that is patterned to form both the body of the electronic transistors and the core of the optical waveguides. A thin buried-oxide layer separates the crystalline-silicon layer from the silicon-handle wafer. Because the buried-oxide layer is <200 nm thick, light propagating in crystalline-silicon waveguides will evanescently leak into the silicon-handle wafer, resulting in high waveguide loss.

To control leakage, selective substrate removal was performed on the chips after electrical packaging to etch away the silicon handle under regions with optical devices. The silicon handle remains intact under the microprocessor and memory (which dissipate the most power) to allow a heat sink to be contacted, if necessary. The researchers report removal of substrate “has a negligible effect on the electronics and the processor is completely functional even with a fully removed substrate.” The full details are best gleaned from the paper itself.

Researchers built the photodetectors of Silicon-Germanium (SiGe), which is present in small amounts in advanced CMOS processing, and selected 1,180nm wavelength for the optical channels as silicon is transparent to that wavelength. No adverse effects were seen and propagation losses were 4.3 dB/cm. The electro-optic transmitter consists of an electro-optic modulator and its electronic driver. The modulator is a silicon micro-ring resonator with a diameter of 10 μm, coupled to a waveguide.

Electrical signals are encoded on light waves in this optical transmitter consisting of a spoked ring modulator, monitoring photodiode (left) and light access port (bottom), all built using the same manufacturing steps and alongside transistor circuits that control them (top)
Electrical signals are encoded on light waves in this optical transmitter consisting of a spoked ring modulator, monitoring photodiode (left) and light access port (bottom), all built using the same manufacturing steps and alongside transistor circuits that control them (top)

It was necessary to create a tuning mechanism report the authors: “As a resonant device, the modulator is highly sensitive to variations in the thickness of the crystalline-silicon layer within and across SOI wafers as well as to spatially and rapidly temporally varying thermal environments created by the electrical components on the chip. Both effects cause λ0 to deviate from the design value, necessitating tuning circuitry. We embedded a 400-Ω resistive microheater inside the ring to efficiently tune λ0 and added a monitoring photodetector weakly coupled to the modulator drop port. When light resonates in the modulator ring, a small fraction of it couples to and illuminates the photodetector.”

Sadasivan Shankar, a longtime senior Intel researcher in semiconductor manufacturing and currently a visiting lecturer in computational science and engineering at Harvard, called the work important. “As mentioned in the paper itself, this is the current strained transistor technology that has been available in the market. [Nevertheless] this is a significant milestone. An optical device for transmission to memory in principle can save energy and also increase the clock cycle,” said Shankar who was not associated with the work.

“The current paradigm in HPC is more moving towards taking computing to data. The integration of optics with electronics on the same chip could enable this without higher energy costs. However, it is not clear that the overall performance is competitive with the state­‐of­‐the-art 14 nm CMOS technology,” said Shankar.

Popovic noted the important next steps for the research include: “1) to demonstrate multi-wavelength (WDM) communication in a processor, and 2) to improve the photonic devices — both of which can be done — to really put to rest questions about the viability of the approach, and 3) to develop new system applications — that will in turn drive us to devise new device concepts within CMOS platforms.”

Challenges aside, the work is a significant step forward. Co-author Chen Sun of UC Berkley said, “At a high-level, our work could solve the interconnect problem of today’s chips inside computers; semiconductor technology has allowed us to do more and more compute on a chip, but has done little to help chips communicate with each other at a higher bandwidth. Furthermore, the amount of power chips spend on communicating with other chips is now >20% of the chip’s power budget.

“With this technology, we could improve chip communication bandwidth by more than an order of magnitude and at lower power. At a lower-level, we have demonstrated an alternative path towards making optical devices on microchips, one that could 100% rely on an existing microchip manufacturing process and be natively integrated with electronics. This is an alternative to how the field of silicon photonics makes devices today, which is typically with the development of a new manufacturing process which no ability to integrate transistors on-chip.”

[i] Single-chip microprocessor that communicates directly using light, Nature

528, 534–538 (24 December 2015) doi:10.1038/nature16454; http://www.nature.com/nature/journal/v528/n7583/full/nature16454.html

Top Photo: Glenn Asakawa
Second Photo: Milos Popovic
Third Photo: Mark Wade

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPC in Life Sciences Part 1: CPU Choices, Rise of Data Lakes, Networking Challenges, and More

February 21, 2019

For the past few years HPCwire and leaders of BioTeam, a research computing consultancy specializing in life sciences, have convened to examine the state of HPC (and now AI) use in life sciences. Without HPC writ large, modern life sciences research would quickly grind to a halt. It’s true most life sciences research computing... Read more…

By John Russell

Arm Unveils Neoverse N1 Platform with up to 128-Cores

February 20, 2019

Following on its Neoverse roadmap announcement last October, Arm today revealed its next-gen Neoverse microarchitecture with compute and throughput-optimized silicon designs catered toward general-purpose cloud computing Read more…

By Tiffany Trader

The Internet of Criminal Things—Trust in the Gods but Verify!

February 20, 2019

“Are we under attack?” asked Professor Elmarie Biermann of the Cyber Security Institute during the recent South African Centre for High Performance Computing’s (CHPC) National Conference in Cape Town. A quick show Read more…

By Elizabeth Leake, STEM-Trek

HPE Extreme Performance Solutions

HPE and Intel® Omni-Path Architecture: How to Power a Cloud

Learn how HPE and Intel® Omni-Path Architecture provide critical infrastructure for leading Nordic HPC provider’s HPCFLOW cloud service.

powercloud_blog.jpgFor decades, HPE has been at the forefront of high-performance computing, and we’ve powered some of the fastest and most robust supercomputers in the world. Read more…

IBM Accelerated Insights

The Perils of Becoming Trapped in the Cloud

Terms like ‘open systems’ have been bandied about for decades. While modern computer systems are relatively open compared to their predecessors, there are still plenty of opportunities to become locked into proprietary interfaces. Read more…

Machine Learning Takes Heat for Science’s Reproducibility Crisis

February 19, 2019

Scientists are raising red flags about the accuracy and reproducibility of conclusions drawn by machine learning frameworks. Among the remedies are developing new ML systems that can question their own predictions, show Read more…

By George Leopold

HPC in Life Sciences Part 1: CPU Choices, Rise of Data Lakes, Networking Challenges, and More

February 21, 2019

For the past few years HPCwire and leaders of BioTeam, a research computing consultancy specializing in life sciences, have convened to examine the state of HPC (and now AI) use in life sciences. Without HPC writ large, modern life sciences research would quickly grind to a halt. It’s true most life sciences research computing... Read more…

By John Russell

Arm Unveils Neoverse N1 Platform with up to 128-Cores

February 20, 2019

Following on its Neoverse roadmap announcement last October, Arm today revealed its next-gen Neoverse microarchitecture with compute and throughput-optimized si Read more…

By Tiffany Trader

Insights from Optimized Codes on Cineca’s Marconi

February 15, 2019

What can you do with 381,392 CPU cores? For Cineca, it means enabling computational scientists to expand a large part of the world’s body of knowledge from the nanoscale to the astronomic, from calculating quantum effects in new materials to supporting bioinformatics for advanced healthcare research to screening millions of possible chemical combinations to attack a deadly virus. Read more…

By Ken Strandberg

ClusterVision in Bankruptcy, Fate Uncertain

February 13, 2019

ClusterVision, European HPC specialists that have built and installed over 20 Top500-ranked systems in their nearly 17-year history, appear to be in the midst o Read more…

By Tiffany Trader

UC Berkeley Paper Heralds Rise of Serverless Computing in the Cloud – Do You Agree?

February 13, 2019

Almost exactly ten years to the day from publishing of their widely-read, seminal paper on cloud computing, UC Berkeley researchers have issued another ambitious examination of cloud computing - Cloud Programming Simplified: A Berkeley View on Serverless Computing. The new work heralds the rise of ‘serverless computing’ as the next dominant phase of cloud computing. Read more…

By John Russell

Iowa ‘Grows Its Own’ to Fill the HPC Workforce Pipeline

February 13, 2019

The global workforce that supports advanced computing, scientific software and high-speed research networks is relatively small when you stop to consider the magnitude of the transformative discoveries it empowers. Technical conferences provide a forum where specialists convene to learn about the latest innovations and schedule face-time with colleagues from other institutions. Read more…

By Elizabeth Leake, STEM-Trek

Trump Signs Executive Order Launching U.S. AI Initiative

February 11, 2019

U.S. President Donald Trump issued an Executive Order (EO) today launching a U.S Artificial Intelligence Initiative. The new initiative - Maintaining American L Read more…

By John Russell

Celebrating Women in Science: Meet Four Women Leading the Way in HPC

February 11, 2019

One only needs to look around at virtually any CS/tech conference to realize that women are underrepresented, and that holds true of HPC. SC hosts over 13,000 H Read more…

By AJ Lauer

Quantum Computing Will Never Work

November 27, 2018

Amid the gush of money and enthusiastic predictions being thrown at quantum computing comes a proposed cold shower in the form of an essay by physicist Mikhail Read more…

By John Russell

Cray Unveils Shasta, Lands NERSC-9 Contract

October 30, 2018

Cray revealed today the details of its next-gen supercomputing architecture, Shasta, selected to be the next flagship system at NERSC. We've known of the code-name "Shasta" since the Argonne slice of the CORAL project was announced in 2015 and although the details of that plan have changed considerably, Cray didn't slow down its timeline for Shasta. Read more…

By Tiffany Trader

The Case Against ‘The Case Against Quantum Computing’

January 9, 2019

It’s not easy to be a physicist. Richard Feynman (basically the Jimi Hendrix of physicists) once said: “The first principle is that you must not fool yourse Read more…

By Ben Criger

AMD Sets Up for Epyc Epoch

November 16, 2018

It’s been a good two weeks, AMD’s Gary Silcott and Andy Parma told me on the last day of SC18 in Dallas at the restaurant where we met to discuss their show news and recent successes. Heck, it’s been a good year. Read more…

By Tiffany Trader

Intel Reportedly in $6B Bid for Mellanox

January 30, 2019

The latest rumors and reports around an acquisition of Mellanox focus on Intel, which has reportedly offered a $6 billion bid for the high performance interconn Read more…

By Doug Black

ClusterVision in Bankruptcy, Fate Uncertain

February 13, 2019

ClusterVision, European HPC specialists that have built and installed over 20 Top500-ranked systems in their nearly 17-year history, appear to be in the midst o Read more…

By Tiffany Trader

US Leads Supercomputing with #1, #2 Systems & Petascale Arm

November 12, 2018

The 31st Supercomputing Conference (SC) - commemorating 30 years since the first Supercomputing in 1988 - kicked off in Dallas yesterday, taking over the Kay Ba Read more…

By Tiffany Trader

Looking for Light Reading? NSF-backed ‘Comic Books’ Tackle Quantum Computing

January 28, 2019

Still baffled by quantum computing? How about turning to comic books (graphic novels for the well-read among you) for some clarity and a little humor on QC. The Read more…

By John Russell

Leading Solution Providers

SC 18 Virtual Booth Video Tour

Advania @ SC18 AMD @ SC18
ASRock Rack @ SC18
DDN Storage @ SC18
HPE @ SC18
IBM @ SC18
Lenovo @ SC18 Mellanox Technologies @ SC18
NVIDIA @ SC18
One Stop Systems @ SC18
Oracle @ SC18 Panasas @ SC18
Supermicro @ SC18 SUSE @ SC18 TYAN @ SC18
Verne Global @ SC18

Contract Signed for New Finnish Supercomputer

December 13, 2018

After the official contract signing yesterday, configuration details were made public for the new BullSequana system that the Finnish IT Center for Science (CSC Read more…

By Tiffany Trader

Deep500: ETH Researchers Introduce New Deep Learning Benchmark for HPC

February 5, 2019

ETH researchers have developed a new deep learning benchmarking environment – Deep500 – they say is “the first distributed and reproducible benchmarking s Read more…

By John Russell

IBM Quantum Update: Q System One Launch, New Collaborators, and QC Center Plans

January 10, 2019

IBM made three significant quantum computing announcements at CES this week. One was introduction of IBM Q System One; it’s really the integration of IBM’s Read more…

By John Russell

HPC Reflections and (Mostly Hopeful) Predictions

December 19, 2018

So much ‘spaghetti’ gets tossed on walls by the technology community (vendors and researchers) to see what sticks that it is often difficult to peer through Read more…

By John Russell

IBM Bets $2B Seeking 1000X AI Hardware Performance Boost

February 7, 2019

For now, AI systems are mostly machine learning-based and “narrow” – powerful as they are by today's standards, they're limited to performing a few, narro Read more…

By Doug Black

Nvidia’s Jensen Huang Delivers Vision for the New HPC

November 14, 2018

For nearly two hours on Monday at SC18, Jensen Huang, CEO of Nvidia, presented his expansive view of the future of HPC (and computing in general) as only he can do. Animated. Backstopped by a stream of data charts, product photos, and even a beautiful image of supernovae... Read more…

By John Russell

The Deep500 – Researchers Tackle an HPC Benchmark for Deep Learning

January 7, 2019

How do you know if an HPC system, particularly a larger-scale system, is well-suited for deep learning workloads? Today, that’s not an easy question to answer Read more…

By John Russell

Intel Confirms 48-Core Cascade Lake-AP for 2019

November 4, 2018

As part of the run-up to SC18, taking place in Dallas next week (Nov. 11-16), Intel is doling out info on its next-gen Cascade Lake family of Xeon processors, specifically the “Advanced Processor” version (Cascade Lake-AP), architected for high-performance computing, artificial intelligence and infrastructure-as-a-service workloads. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This