‘Biomolecular Motor-based’ Computer Promises Speed and Reduced Power

By John Russell

March 2, 2016

Combinatorial tasks are among the hardest for traditional computers. A good example is finding the optimum path through a large complicated network. Every possible path must be evaluated and as datasets grow the computing time grows exponentially making some tasks unfeasible. One practical example is verification of VLSI (very large scale integrated) semiconductor circuit design. Indeed, many VLSI circuit designs are never ‘fully verified’ because the combinatorial calculation is prohibitively time-consuming and instead rely on approximations.

Last week, a group of international researchers brought a new approach to the combinatorial problem processing challenge, which they say is the world’s first “biomolecular motor-based” parallel computer. Not only does it solve combinatorial problems much faster but also with orders of magnitude less power consumption than comparable electronic computers, they report.

“Electronic computers are extremely powerful at performing a high number of operations at very high speeds, sequentially. However, they struggle with combinatorial tasks that can be solved faster if many operations are performed in parallel. Here, we present proof-of-concept of a parallel computer by solving the specific instance {2, 5, 9} of a classical nondeterministic-polynomial-time complete (“NP-complete”) problem, the subset sum problem,” write the authors in their paper, “Parallel computation with molecular-motor-propelled agents in nanofabricated networks”[i], published in PNAS last week.

So what is a biomolecular motor-based parallel computer?

Microtubules at a junction
Microtubules at a junction

The researchers take components of a typical cell – tiny microtubule filaments that are normally part of a cell’s cytoskeleton and motor proteins that do the pushing and pulling – and enter them into a network of microchannels whose geometry is a ‘computing’ machine. As the microtubules flow through the network, they are directed by ‘gates’, which perform a kind of addition. (see diagram on the side).

Conceptually, the approach involves, “[E]ncoding combinatorial problems into the geometry of a physical network of lithographically defined channels, followed by exploration of the network in a parallel fashion using a large number of independent agents, with very high energy efficiency….Our approach replaces the requirement for exponentially growing time needed by traditional, electronic computers to solve NP-complete problems, with the requirement for an exponentially growing number of independent computing agents [microtubules].”

The new work is from researchers whose various affiliations include UC Berkeley, Lund University, Technische Universitat, Max Planck Institute, Linneaus University, McGill University, and the University of Liverpool (authors listed at end of article). Their proof of concept work, spelled out in more detail below, could have major impact on efforts to solve many combinatorial tasks besides circuit design verification, such as protein folding an design, and optimal network routing.

“Our approach has the potential to be general and to be developed further to enable the efficient encoding and solving of a wide range of large-scale problems. Accomplishing this would move forward (but not remove) the limit of the size of combinatorial problems that can be solved,” contend the authors.

There have been many efforts to develop and apply novel computing architectures to the combinatorial calculation problem. DNA computing and quantum computing come to mind. The authors note most of the new approaches have significant drawbacks:

  • DNA computation, which generates mathematical solutions by recombining DNA strands, or DNA static or dynamic nanostructures, is limited by the need for impractically large amounts of DNA.
  • Quantum computation is limited in scale by decoherence and by the small number of qubits that can be integrated.
  • Microfluidics-based parallel computation is difficult to scale up in practice due to rapidly diverging physical size and complexity of the computation devices with the size of the problem, as well as the need for impractically large external pressure.

The bio-molecular motor method, argue the authors, overcomes most challenges and has many benefits not least much improved heat dissipation characteristics, “the approach demonstrated here consumes orders of magnitude less energy per operation compared with both electronic and microfluidic computers.”

Here is a bit more detail on how the computation is done. The channel-guided unidirectional motions of agents are equivalent to elementary operations of addition, and their spatial positions in the network are equivalent to ‘running sums.’ Starting from an entrance point at one corner of the network agents are guided downward by the channels in vertical or diagonal directions.

Encoding of the combinatorial Subset Sum Problem into a lithographically defined network of nanoscale channels – green numbers label the problem’s solutions at the network’s exits.
Encoding of the combinatorial Subset Sum Problem into a lithographically defined network of nanoscale channels – green numbers label the problem’s solutions at the network’s exits.

Two types of junctions were designed to regulate the motion of agents in the network: “split junctions,” where agents are randomly distributed between two forward paths, and “pass junctions,” where agents are guided onward to the next junction along the initial direction. The vertical distance (measured as the number of junctions) between two subsequent rows of split junctions represents an integer from the set S.”

After traversing the network, the filaments emerge at exits corresponding to the target sums and are either recycled back to the entrance point or collected. The channel networks were fabricated by electron-beam lithography on SiO2 substrates to obtain the required resolution and fidelity.

Minimizing computation errors is also an important component; the error rates of microtubules flow at pass junctions must be kept as low as possible. In the proof-of-concept experiment, the results were promising. Statistical analysis of the motion of actin filaments and the microtubules showed that 97.9% and 99.7%, respectively, took the correct (straight) paths through pass junctions, whereas split junctions distributed filaments approximately evenly experimental data are in good agreement with those obtained by Monte Carlo simulations.

The details of the process are best taken directly from the paper, which has multiple figures.

There are certainly challenges beyond the reported POC work to make biomolecular motor-based computing practical. The authors note six:

  1. Scaling up of the physical network size from currently “100 × 100 μm2 to wafer size, which is achievable by current patterning technology.
  2. Reduction of the filament feeding time, which can be achieved by using networks with multiple entrances, or by self-replicating filaments.
  3. Reduction of pass-junction error rates, which can be realized by simulation-driven design by evolutionary algorithms for designing the junction geometries or by using 3D geometries such as bridges or tunnels which would offer zero error rates at pass junctions.
  4. To circumvent the inherent difficulties of tracking large numbers of individual filaments, automatic readout schemes at exits of interest will likely be required.
  5. Programmable devices which can flexibly encode different problems could be achieved by using heat-controlled or electrostatic gates in only one programmable type of junction instead of the two (isomorphic) static junctions.
  6. Filaments can be prevented from attaching to or detaching from the network by using closed channels with porous openings for allowing the supply of ATP.

[i] Parallel computation with molecular-motor-propelled agents in nanofabricated networks, Proceeding of the National Academy of Science; Dan V. Nicolau Jr., Mercy Lard, Till Kortend, Falco C. M. J. M. van Delftf, Malin Perssong, Elina Bengtssong, Alf Månssong, Stefan Diezd,e, Heiner Linkec, and Dan V. Nicolau; http://www.pnas.org/content/early/2016/02/17/1510825113.abstract

Image Credits: Till Korten, B CUBE; Mercy Lard, Lund University; Falco van Delft, Philips Research

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Quantum Software Specialist Q-CTRL Inks Deals with IBM, Rigetti, Oxford, and Diraq

September 10, 2024

Q-CTRL, the Australia-based start-up focusing on quantum infrastructure software, today announced that its performance-management software, Fire Opal, will be natively integrated into four of the world's most advanced qu Read more…

Computing-Driven Medicine: Sleeping Better with HPC

September 10, 2024

As a senior undergraduate student at Fisk University in Nashville, Tenn., Ifrah Khurram's calculus professor, Dr. Sanjukta Hota, encouraged her to apply for the Sustainable Research Pathways Program (SRP). SRP was create Read more…

LLNL Engineers Harness Machine Learning to Unlock New Possibilities in Lattice Structures

September 9, 2024

Lattice structures, characterized by their complex patterns and hierarchical designs, offer immense potential across various industries, including automotive, aerospace, and biomedical engineering. With their outstand Read more…

NSF-Funded Data Fabric Takes Flight

September 5, 2024

The data fabric has emerged as an enterprise data management pattern for companies that struggle to provide large teams of users with access to well-managed, integrated, and secured data. Now scientists working at univer Read more…

xAI Colossus: The Elon Project

September 5, 2024

Elon Musk's xAI cluster, named Colossus (possibly after the 1970 movie about a massive computer that does not end well), has been brought online. Musk recently posted the following on X/Twitter: "This weekend, the @xA Read more…

Researchers Benchmark Nvidia’s GH200 Supercomputing Chips

September 4, 2024

Nvidia is putting its GH200 chips in European supercomputers, and researchers are getting their hands on those systems and releasing research papers with performance benchmarks. In the first paper, Understanding Data Mov Read more…

Quantum Software Specialist Q-CTRL Inks Deals with IBM, Rigetti, Oxford, and Diraq

September 10, 2024

Q-CTRL, the Australia-based start-up focusing on quantum infrastructure software, today announced that its performance-management software, Fire Opal, will be n Read more…

NSF-Funded Data Fabric Takes Flight

September 5, 2024

The data fabric has emerged as an enterprise data management pattern for companies that struggle to provide large teams of users with access to well-managed, in Read more…

Shutterstock 1024337068

Researchers Benchmark Nvidia’s GH200 Supercomputing Chips

September 4, 2024

Nvidia is putting its GH200 chips in European supercomputers, and researchers are getting their hands on those systems and releasing research papers with perfor Read more…

Shutterstock 1897494979

What’s New with Chapel? Nine Questions for the Development Team

September 4, 2024

HPC news headlines often highlight the latest hardware speeds and feeds. While advances on the hardware front are important, improving the ability to write soft Read more…

Critics Slam Government on Compute Speeds in Regulations

September 3, 2024

Critics are accusing the U.S. and state governments of overreaching by including limits on compute speeds in regulations and laws, which they claim will limit i Read more…

Shutterstock 1622080153

AWS Perfects Cloud Service for Supercomputing Customers

August 29, 2024

Amazon's AWS believes it has finally created a cloud service that will break through with HPC and supercomputing customers. The cloud provider a Read more…

HPC Debrief: James Walker CEO of NANO Nuclear Energy on Powering Datacenters

August 27, 2024

Welcome to The HPC Debrief where we interview industry leaders that are shaping the future of HPC. As the growth of AI continues, finding power for data centers Read more…

CEO Q&A: Acceleration is Quantinuum’s New Mantra for Success

August 27, 2024

At the Quantum World Congress (QWC) in mid-September, trapped ion quantum computing pioneer Quantinuum will unveil more about its expanding roadmap. Its current Read more…

Everyone Except Nvidia Forms Ultra Accelerator Link (UALink) Consortium

May 30, 2024

Consider the GPU. An island of SIMD greatness that makes light work of matrix math. Originally designed to rapidly paint dots on a computer monitor, it was then Read more…

Atos Outlines Plans to Get Acquired, and a Path Forward

May 21, 2024

Atos – via its subsidiary Eviden – is the second major supercomputer maker outside of HPE, while others have largely dropped out. The lack of integrators and Atos' financial turmoil have the HPC market worried. If Atos goes under, HPE will be the only major option for building large-scale systems. Read more…

AMD Clears Up Messy GPU Roadmap, Upgrades Chips Annually

June 3, 2024

In the world of AI, there's a desperate search for an alternative to Nvidia's GPUs, and AMD is stepping up to the plate. AMD detailed its updated GPU roadmap, w Read more…

Nvidia Shipped 3.76 Million Data-center GPUs in 2023, According to Study

June 10, 2024

Nvidia had an explosive 2023 in data-center GPU shipments, which totaled roughly 3.76 million units, according to a study conducted by semiconductor analyst fir Read more…

Shutterstock_1687123447

Nvidia Economics: Make $5-$7 for Every $1 Spent on GPUs

June 30, 2024

Nvidia is saying that companies could make $5 to $7 for every $1 invested in GPUs over a four-year period. Customers are investing billions in new Nvidia hardwa Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Google Announces Sixth-generation AI Chip, a TPU Called Trillium

May 17, 2024

On Tuesday May 14th, Google announced its sixth-generation TPU (tensor processing unit) called Trillium.  The chip, essentially a TPU v6, is the company's l Read more…

Shutterstock 1024337068

Researchers Benchmark Nvidia’s GH200 Supercomputing Chips

September 4, 2024

Nvidia is putting its GH200 chips in European supercomputers, and researchers are getting their hands on those systems and releasing research papers with perfor Read more…

Leading Solution Providers

Contributors

IonQ Plots Path to Commercial (Quantum) Advantage

July 2, 2024

IonQ, the trapped ion quantum computing specialist, delivered a progress report last week firming up 2024/25 product goals and reviewing its technology roadmap. Read more…

Intel’s Next-gen Falcon Shores Coming Out in Late 2025 

April 30, 2024

It's a long wait for customers hanging on for Intel's next-generation GPU, Falcon Shores, which will be released in late 2025.  "Then we have a rich, a very Read more…

Some Reasons Why Aurora Didn’t Take First Place in the Top500 List

May 15, 2024

The makers of the Aurora supercomputer, which is housed at the Argonne National Laboratory, gave some reasons why the system didn't make the top spot on the Top Read more…

Department of Justice Begins Antitrust Probe into Nvidia

August 9, 2024

After months of skyrocketing stock prices and unhinged optimism, Nvidia has run into a few snags – a  design flaw in one of its new chips and an antitrust pr Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

MLPerf Training 4.0 – Nvidia Still King; Power and LLM Fine Tuning Added

June 12, 2024

There are really two stories packaged in the most recent MLPerf  Training 4.0 results, released today. The first, of course, is the results. Nvidia (currently Read more…

Spelunking the HPC and AI GPU Software Stacks

June 21, 2024

As AI continues to reach into every domain of life, the question remains as to what kind of software these tools will run on. The choice in software stacks – Read more…

Quantum Watchers – Terrific Interview with Caltech’s John Preskill by CERN

July 17, 2024

In case you missed it, there's a fascinating interview with John Preskill, the prominent Caltech physicist and pioneering quantum computing researcher that was Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire