ARM Scales Chips for Datacenters, HPC

By George Leopold

March 17, 2016

ARM Ltd., the U.K. chip design and licensing vendor, is targeting datacenters and processors intended for high-performance computing in a chip process technology deal with the world’s largest chip foundry.

ARM (LSE: ARM, NASDAQ: ARMH) and Taiwan Semiconductor Manufacturing Co. (NYSE: TSM) announced a multiyear agreement this week to collaborate on leading-edge 7-nanometer FinFET process technology. (FinFET stands for fin-shaped field-effect transistor, an emerging process technology that reduces leakage current in systems-on-chip, or SoCs.)

The partners said the deal extends their existing partnership to push the latest device process technology into datacenters and next-generation networks. It also builds on previous collaboration on earlier generations of FinFET process technology used in ARM’s chip intellectual property offerings.

Chip scaling is advancing in parallel with hyper-convergence in datacenters. ARM is attempting to make inroads in datacenters dominated by x86-based infrastructure through what it claims are up to 10-fold increases in compute density for specific datacenter workloads. The deal with TSMC enables the chip vendor to design processors aimed datacenters and network infrastructure that are optimized for the Taiwan foundry’s 7-nanometer FinFET process technology.

The scaling of chip component densities translates to higher compute density across IT infrastructure while reducing power consumption, the partners claimed.

For TSMC, Hsinchu, Taiwan, collaboration with ARM allows it to migrate its chip process technology from mostly mobile devices to high performance computing as advanced scale architectures make inroads in the datacenter and other IT infrastructure.

TSMC said high-performance computing SoCs based on its latest chip processing technology would boost performance without a power penalty while reducing power consumption at the 10-nanometer FinFET process node.

ARM and TSMC have collaborated on previous generations of FinFET process technology. ARM’s Cortex-A72 processor is based on TSMC’s 16- and 10-nanometer FinFET process nodes.

ARM cores have slowly made their way into server SoCs. Late last year it announced new math libraries running on its 64-bit processors aimed at HPC servers. “The HPC community are early adopters of ARM-based servers and the introduction of optimized math routines build a foundation for enabling scientific computing on 64-bit ARM based compute platforms,” the chip designer noted in statement releasing the libraries.

ARM also announced a partnership with chip networking specialist Cavium (NASDAQ: CAVM) to develop HPC and big data analytics software running on its ARM-based processing platform.

Meanwhile, semiconductor foundries like TSMC have been steadily moving down the chip-scaling curve from 16- to 10- to 7-nanometer designs based on lower power FinFET process technology. TSMC said in January it expects to begin production at the 7-nanometer node in 2017.

Along with HPC, ARM continues to target Internet of Things applications. Its IoT strategy focuses on development and scaling of its “mbed” technology, which includes a “full-stack” operating system tailored to its Cortex-M 32-bit microcontrollers and a “device server” that handles connections from IoT devices.

The chip vendor announced plans last September to collaborate with IBM on an IoT platform that would integrate ARM devices with IBM analytics services designed to collect data from networked appliances and sensors.

Questions about ARM traction in the server market have swirled for some time. The move to a smaller feature size may help build momentum. Filippo Mantovani, coordinator of the European Mont-Blanc Project (Barcelona Supercomputer Center) intended to explore new ways to achieve energy efficient architecture for supercomputing (See the 2013 Mont-Blanc paper, Supercomputing with Commodity CPUs: Are Mobile SoCs Ready for HPC?”) offered these observation about ARM market traction in an earlier HPCwire article.

“It depends which ARM processors are we looking at. Enhancements of mobile System on Chips (SoCs) are driven by big producers of mobile devices (Apple, Samsung, Huawei, etc.). From this market we will see surprisingly good and increasingly powerful SoCs, but I consider unlikely that one of them will be integrated as-is in a high-end HPC system, unless some of these big players want to enter HPC market. Due to its cost effectiveness, I [still] consider [that] mobile technology is extremely interesting for compute intensive embedded applications as well as small labs and companies looking for cheap/mobile/easy scientific computation, not necessarily in the HPC area,” said Mantovani.

“If we are looking at ARM processors in the server market, then the things are slightly different. The ARM-based chips for servers, in fact, seem to evolve fast and [are becoming] more popular (X-Gene, Cavium ThunderX). Strangely enough, I consider it more urgent to have reliable and unified software support for the ARM platforms appearing on the market, than adding specific features to the silicon. This support would allow ARM technology to be “better socially accepted” within the HPC community. In this sense, Mont-Blanc is going to contribute with this system software stack and programming model, but in terms of compilers a strong contribution from IP designers and SoC producers is [still] required.”

Last year, the Mont-Blanc project received a three extension to further develop the OmpSs parallel programming model to automatically exploit multiple cluster nodes, transparent application check pointing for fault tolerance, support for ARMv8 64-bit processors, and the initial design of the Mont-Blanc exascale architecture.

This article first appeared in HPCwire’s sister publication, EnterpriseTech.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Propel Transformational Computer Science

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural Users Group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

Imagine if all the atoms in the universe could be added up into a single number. Big number, right? Maybe the biggest number conceivable. But wait, there’s a bigger number out there. We're told that Go, the world’s Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Propel Transformational Computer Science

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural Users Group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

Imagine if all the atoms in the universe could be added up into a single number. Big number, right? Maybe the biggest number conceivable. But wait, there’s a Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This