‘Broadwell’ Launch Brings Intel’s Advanced Scale Framework Into Focus

By Doug Black

March 31, 2016

Intel has talked publicly for more than a year about its next-gen Scalable Systems Framework (SSF), an integrated compilation of processor, fabric, storage and memory technologies Intel says will deliver more balanced high-performance systems and serve as the platform for exascale levels of computing. With the unveiling last summer of the Omni-Path Fabric interconnect, SSF started to take tangible form. Now comes the Intel Xeon processor E5-2600 v4 (code named “Broadwell”), the first processor within SSF, which Intel said today will deliver up to 44 percent performance improvements in advanced scale, HPC and data center application environments.

Built on 14nm process technology and delivered in more than 27 SKUs (all of them available now), the E5-2600 v4 family was designed for two-socket servers to address the workload requirements of workstations, clusters and data centers. The “workhorse” processor covers a wide range of applications with the high-core count variants being particularly valuable to the financial services, life science and geosciences industries.

Source: Intel Corp.

Source: Intel Corp.

With an estimated 98 percent of HPC servers running on Intel chips, according to industry watcher IDC, there is a massive infrastructure of user organizations, application developers, server vendors and service providers closely watching Intel’s every step, none closer than a processor launch. One Intel insider said “there are probably hundreds of thousands of back orders already in place” for the new Xeon processor.

Rob Enderle, principal at industry analyst Enderle Group, agrees, noting that service providers such as Google and Amazon “are quite literally chomping at the bit.”

“It often takes Intel some time to understand the unique nature of a new market and then design and fabricate a set of tools for that market,” he said. “For HPC that time has passed and the result is a uniquely tuned product for HPC loads.   This part is really a showcase for Intel’s massive design capabilities which are largely unique in the market given their level of processor R&D funding. The end result should be a massive performance advantage in this segment once the products are validated by the various system builders. If the parts perform as expected, the end result should be significant improvements in and advantages to those services that can implement the technology quickly.”

Intel said the E5-2600 v4 delivers improved performance than the prior generation processor through a combination of a larger per-socket core count (up from 18 to 22 cores), faster memory speeds (up to DDR4-2400), and improved performance-per-core. This in part is due to an enhancement to the core of these processors that reduces vector floating point multiply latency by 40 percent (from five cycles to three cycles). Intel said that with its integration within SSF, the Omni-Path Fabric delivers up to 24 percent higher messaging rate when used in combination with the new processor.

“With new users coming onboard using high-performance computing to solve different kinds of problems,” said Hugo Saleh, director of marketing for Intel’s High Performance Computing Platform Group, “we know we need to simplify the procurement, the deployment and the maintenance of these systems. Our solution for that is the Intel Scalable System Framework. We’re working with our ecosystem and our partners to bring systems small and large, for both on-prem and off-prem, cloud type deployments, to really build out these contours of supercomputers that combine the right ratio of compute, fabric, storage and memory for optimized solutions for different workloads.”

According to Charles King, principal analyst at Pund-IT, Inc., the introduction of new Intel manufacturing processes typically results in feature and performance improvements, noting that the Broadwell architecture should result in systems that are faster, more flexible power efficient and secure than previous solutions.

“That will impact a wide range of business applications, including traditional high throughput HPC solutions and speed-sensitive high frequency trading processes,” King said. “If previous Intel iterations offer a guide, I expect to see a variety of new performance records announced by Intel OEMs developing Xeon-based solutions. More broadly speaking, these new chips should both enhance and extend Intel’s market leadership position in data center-bound silicon.”

Intel will soon publish a variety of reference architectures and reference designs for the Scalable System Framework based on the Broadwell microarchitecture as well as Omni-Path fabric and the Lustre parallel file system, according to Saleh, that will detail baseline HPC system hardware and software requirements to help enable software application portability.

With new advances in the Xeon microarchitecture, coupled with the FMA (Fused Multiply-Add) instruction introduced in the previous generation of the chip family, come per-core vector performance improvements that have implications for the scalability of mod/sim, deep learning and other applications, a major concern in the commercial/industrial HPC user community.

“This is important for applications that cannot be recompiled as well as those that do not scale well or that have hit a scaling bottleneck,” said Saleh. “For example, a vector floating-point multiply now only takes three clock cycles as opposed to the five clock cycles required by the previous generation microarchitecture. For HPC, that is going to be a pretty big improvement.”

Similarly, the performance of radix-1024 and scalar divides have been improved plus the ADC (Add with Carry), SBB (Subtract with Borrow), and PCLMULQDQ (Carry-Less Multiplication Quadword Instruction) now complete in one clock cycle, according to Intel.

A complete listing of the 27 new E5-2600 SKUs which pricing is shown below. Prices range from $213 to $4,115 in quantities of 1,000.

Intel Xeon E5-2600 v4 SKU list 960x

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blue Ribbon and Harley Davidson motorcycles the agenda addresse Read more…

By Merle Giles

NSF Awards $10M to Extend Chameleon Cloud Testbed Project

September 19, 2017

The National Science Foundation has awarded a second phase, $10 million grant to the Chameleon cloud computing testbed project led by University of Chicago with partners at the Texas Advanced Computing Center (TACC), Ren Read more…

By John Russell

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conferen Read more…

By Tiffany Trader

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

Need Data Science CyberInfrastructure? Check with RENCI’s xDCI Concierge

September 6, 2017

For about a year the Renaissance Computing Institute (RENCI) has been assembling best practices and open source components around data-driven scientific researc Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This