Intel Debuts ‘Knights Landing’ Ninja Developer Platform

By Tiffany Trader

April 12, 2016

Intel is making good on its promise to offer Knights Landing-based developer platforms ahead of general availability. Systems based on the self-hosted version of the 2nd generation Phi processor are now available for pre-order as part of Intel’s developer-targeted early access program.

As detailed on a landing page that went live yesterday, the Ninja Developer Platform is offered in two configurations – a liquid-cooled desk-side machine with one Knights Landing (base price:  $4,982.88), and a rack system with 2U and four nodes (base price: $19,703.14). Both versions employ the socketed Knights Landing Phi processors, not the PCIe-based coprocessor cards, and each platform comes fully configured with memory, local storage, CentOS 7.2, and Intel tools and guides. Support is provided from the system-builder Colfax (or local OEMs). There are options to customize the platform to meet application memory or storage needs and each package comes with a one-year license for Intel Parallel Studio XE Professional Edition.

This is the first opportunity to get hands-on access to a Knights Landing processor as a software developer other than the large machines that have been shipped, confirmed Chief Evangelist of Intel Software Products James Reinders in an interview with HPCwire. Reinders noted that distributing seed machines is pretty common for Intel (the company made preproduction systems with “Knights Ferry” silicon available to select partners ahead of the “Knights Corner” launch), but what is less common is for Intel to promote a software development machine for purchase. (It’s worth noting that Intel-competitor NVIDIA is using a similar strategy to manage its Pascal-based Tesla P100 GPU rollout by restricting initial availability to those who purchase the 8-GPU DGX-1 “deep learning supercomputer.”)

“We’ve gotten a lot of inquiries because taking Xeon Phi to be a processor is very exciting,” said Reinders. “The community has been very interested to get their hands on them so we’ve put this program together to satisfy that need with these parallelized systems before we’ve officially launched Knights Landing.”

Intel KNL platform pedestal CSE-GS50-000B
Ninja Developer Platform Pedestal

Intel is targeting two types of developers with this program: the moderately experienced parallel programmer who wants to do “kick the tire” evaluations and the expert parallel programmer who is already familiar with Xeon Phi.

“We can satisfy both,” said Reinders. “Between us and Colfax, the company who is building and distributing this machine, there is excellent introductory material. We will try to make sure that everyone who gets one of these systems have all the training they need between their classes and the resources we have already.”

While Reinders believes the machine will be approachable for a range of skill-levels, the “Ninja Development platform” moniker is meant to convey the machine’s suitability for the elite user. “We’re trying to assure people that no matter what your level of knowledge is — even if you’re a top expert — that these systems are ready to go for you,” Reinders explained. “But there is also plenty of training available by anyone with some parallel programming experience,” he added.

When asked about the newer HPC user, Reinders said that while he wasn’t sure how many people would be in a position to buy a four thousand dollar-plus machine as their first one to learn parallel programming on – what he does expect is that the 72-cores will motivate developers to unlock performance speedups.

“What happens when you get a large number of cores, you get a lot of vector units and you need to address the scalability of your code. If someone has eight cores, and is running at 7X, it’s hard to get real excited about inching 7X up to 8X,” he explained. “When you start talking about running 40 or 50 or 60 cores, that difference gets to be larger. It really gives you motivation to go after that. You can do that on a Xeon machine – you can buy a two-way, 18-core Xeon with hyper-threading and be sitting there as if you had 72 hardware threads, but that would be a much more expensive machine, so I think that this platform probably will get some people very exciting about working on the scaling of their code. It’s an excellent platform for that and of course the tuning work that you do will help with running on Xeon cluster as well as a Xeon Phi.”

Intel KNL platform rack
Ninja Developer Platform Rack

Knights Landing uses a 14 nm process and provides more than three teraflops of peak double-precision floating point performance and 8 teraflops of single-precision. Reinders clarified that the three early systems that Intel shipped last year (to Cray, Sandia National Laboratories, and CEA in France) all use the preproduction A.0-step silicon, while the Ninja developer platform is based on the newer B.0 stepping.

Three Knights Landing-based systems (all Crays) are on track to be deployed this year: the phase II Cori machine is scheduled to be deployed at NERSC in mid-2016; Trinity is gearing up for acceptance this year at Los Alamos National Laboratory; and Argonne National Lab’s Theta system is scheduled for deployment in late-2016.

Intel expects the Ninja Developer Platform systems will start shipping in Q2 and as early as next month. The company is taking pre-orders now. To support developers, Intel in partnership with Colfax is offering one-hour webinars as well as web-based “hands-on workshops” available free of charge. For people who take the hands-on classes, Colfax provides remote access to Phi-based (Knights Corner) machines.

“When you do the remote access, it’s like going to a hands-on class because they configure the machines for you,” noted Reinders, “In fact, when you work with this class of machine, often you sit down in the class and open your laptop and log in to a remote machine anyway. So doing this over the Web isn’t that different, in fact it feels much the same except you didn’t have to do the traveling.”

As for the general Knights Landing launch, Reinders was mum about the date, but he did hint that more would be revealed at ISC in June. At SC15, Intel revealed that 50 different manufacturers were readying to release Knights Landing-based systems.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This