Intel Debuts ‘Knights Landing’ Ninja Developer Platform

By Tiffany Trader

April 12, 2016

Intel is making good on its promise to offer Knights Landing-based developer platforms ahead of general availability. Systems based on the self-hosted version of the 2nd generation Phi processor are now available for pre-order as part of Intel’s developer-targeted early access program.

As detailed on a landing page that went live yesterday, the Ninja Developer Platform is offered in two configurations – a liquid-cooled desk-side machine with one Knights Landing (base price:  $4,982.88), and a rack system with 2U and four nodes (base price: $19,703.14). Both versions employ the socketed Knights Landing Phi processors, not the PCIe-based coprocessor cards, and each platform comes fully configured with memory, local storage, CentOS 7.2, and Intel tools and guides. Support is provided from the system-builder Colfax (or local OEMs). There are options to customize the platform to meet application memory or storage needs and each package comes with a one-year license for Intel Parallel Studio XE Professional Edition.

This is the first opportunity to get hands-on access to a Knights Landing processor as a software developer other than the large machines that have been shipped, confirmed Chief Evangelist of Intel Software Products James Reinders in an interview with HPCwire. Reinders noted that distributing seed machines is pretty common for Intel (the company made preproduction systems with “Knights Ferry” silicon available to select partners ahead of the “Knights Corner” launch), but what is less common is for Intel to promote a software development machine for purchase. (It’s worth noting that Intel-competitor NVIDIA is using a similar strategy to manage its Pascal-based Tesla P100 GPU rollout by restricting initial availability to those who purchase the 8-GPU DGX-1 “deep learning supercomputer.”)

“We’ve gotten a lot of inquiries because taking Xeon Phi to be a processor is very exciting,” said Reinders. “The community has been very interested to get their hands on them so we’ve put this program together to satisfy that need with these parallelized systems before we’ve officially launched Knights Landing.”

Intel KNL platform pedestal CSE-GS50-000B
Ninja Developer Platform Pedestal

Intel is targeting two types of developers with this program: the moderately experienced parallel programmer who wants to do “kick the tire” evaluations and the expert parallel programmer who is already familiar with Xeon Phi.

“We can satisfy both,” said Reinders. “Between us and Colfax, the company who is building and distributing this machine, there is excellent introductory material. We will try to make sure that everyone who gets one of these systems have all the training they need between their classes and the resources we have already.”

While Reinders believes the machine will be approachable for a range of skill-levels, the “Ninja Development platform” moniker is meant to convey the machine’s suitability for the elite user. “We’re trying to assure people that no matter what your level of knowledge is — even if you’re a top expert — that these systems are ready to go for you,” Reinders explained. “But there is also plenty of training available by anyone with some parallel programming experience,” he added.

When asked about the newer HPC user, Reinders said that while he wasn’t sure how many people would be in a position to buy a four thousand dollar-plus machine as their first one to learn parallel programming on – what he does expect is that the 72-cores will motivate developers to unlock performance speedups.

“What happens when you get a large number of cores, you get a lot of vector units and you need to address the scalability of your code. If someone has eight cores, and is running at 7X, it’s hard to get real excited about inching 7X up to 8X,” he explained. “When you start talking about running 40 or 50 or 60 cores, that difference gets to be larger. It really gives you motivation to go after that. You can do that on a Xeon machine – you can buy a two-way, 18-core Xeon with hyper-threading and be sitting there as if you had 72 hardware threads, but that would be a much more expensive machine, so I think that this platform probably will get some people very exciting about working on the scaling of their code. It’s an excellent platform for that and of course the tuning work that you do will help with running on Xeon cluster as well as a Xeon Phi.”

Intel KNL platform rack
Ninja Developer Platform Rack

Knights Landing uses a 14 nm process and provides more than three teraflops of peak double-precision floating point performance and 8 teraflops of single-precision. Reinders clarified that the three early systems that Intel shipped last year (to Cray, Sandia National Laboratories, and CEA in France) all use the preproduction A.0-step silicon, while the Ninja developer platform is based on the newer B.0 stepping.

Three Knights Landing-based systems (all Crays) are on track to be deployed this year: the phase II Cori machine is scheduled to be deployed at NERSC in mid-2016; Trinity is gearing up for acceptance this year at Los Alamos National Laboratory; and Argonne National Lab’s Theta system is scheduled for deployment in late-2016.

Intel expects the Ninja Developer Platform systems will start shipping in Q2 and as early as next month. The company is taking pre-orders now. To support developers, Intel in partnership with Colfax is offering one-hour webinars as well as web-based “hands-on workshops” available free of charge. For people who take the hands-on classes, Colfax provides remote access to Phi-based (Knights Corner) machines.

“When you do the remote access, it’s like going to a hands-on class because they configure the machines for you,” noted Reinders, “In fact, when you work with this class of machine, often you sit down in the class and open your laptop and log in to a remote machine anyway. So doing this over the Web isn’t that different, in fact it feels much the same except you didn’t have to do the traveling.”

As for the general Knights Landing launch, Reinders was mum about the date, but he did hint that more would be revealed at ISC in June. At SC15, Intel revealed that 50 different manufacturers were readying to release Knights Landing-based systems.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

PRACEdays Reflects Europe’s HPC Commitment

May 25, 2017

More than 250 attendees and participants came together for PRACEdays17 in Barcelona last week, part of the European HPC Summit Week 2017, held May 15-19 at t Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurr Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Nvidia CEO Predicts AI ‘Cambrian Explosion’

May 25, 2017

The processing power and cloud access to developer tools used to train machine-learning models are making artificial intelligence ubiquitous across computing pl Read more…

By George Leopold

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

PGAS Use will Rise on New H/W Trends, Says Reinders

May 25, 2017

If you have not already tried using PGAS, it is time to consider adding PGAS to the programming techniques you know. Partitioned Global Array Space, commonly kn Read more…

By James Reinders

Exascale Escapes 2018 Budget Axe; Rest of Science Suffers

May 23, 2017

President Trump's proposed $4.1 trillion FY 2018 budget is good for U.S. exascale computing development, but grim for the rest of science and technology spend Read more…

By Tiffany Trader

Hedge Funds (with Supercomputing help) Rank First Among Investors

May 22, 2017

In case you didn’t know, The Quants Run Wall Street Now, or so says a headline in today’s Wall Street Journal. Quant-run hedge funds now control the largest Read more…

By John Russell

IBM, D-Wave Report Quantum Computing Advances

May 18, 2017

IBM said this week it has built and tested a pair of quantum computing processors, including a prototype of a commercial version. That progress follows an an Read more…

By George Leopold

PRACEdays Reflects Europe’s HPC Commitment

May 25, 2017

More than 250 attendees and participants came together for PRACEdays17 in Barcelona last week, part of the European HPC Summit Week 2017, held May 15-19 at t Read more…

By Tiffany Trader

PGAS Use will Rise on New H/W Trends, Says Reinders

May 25, 2017

If you have not already tried using PGAS, it is time to consider adding PGAS to the programming techniques you know. Partitioned Global Array Space, commonly kn Read more…

By James Reinders

Exascale Escapes 2018 Budget Axe; Rest of Science Suffers

May 23, 2017

President Trump's proposed $4.1 trillion FY 2018 budget is good for U.S. exascale computing development, but grim for the rest of science and technology spend Read more…

By Tiffany Trader

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

HPE Launches Servers, Services, and Collaboration at GTC

May 10, 2017

Hewlett Packard Enterprise (HPE) today launched a new liquid cooled GPU-driven Apollo platform based on SGI ICE architecture, a new collaboration with NVIDIA, a Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Leading Solution Providers

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular Read more…

By John Russell

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of "quantum supremacy," researchers are stretching the limits of today's most advance Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This