Intel Debuts ‘Knights Landing’ Ninja Developer Platform

By Tiffany Trader

April 12, 2016

Intel is making good on its promise to offer Knights Landing-based developer platforms ahead of general availability. Systems based on the self-hosted version of the 2nd generation Phi processor are now available for pre-order as part of Intel’s developer-targeted early access program.

As detailed on a landing page that went live yesterday, the Ninja Developer Platform is offered in two configurations – a liquid-cooled desk-side machine with one Knights Landing (base price:  $4,982.88), and a rack system with 2U and four nodes (base price: $19,703.14). Both versions employ the socketed Knights Landing Phi processors, not the PCIe-based coprocessor cards, and each platform comes fully configured with memory, local storage, CentOS 7.2, and Intel tools and guides. Support is provided from the system-builder Colfax (or local OEMs). There are options to customize the platform to meet application memory or storage needs and each package comes with a one-year license for Intel Parallel Studio XE Professional Edition.

This is the first opportunity to get hands-on access to a Knights Landing processor as a software developer other than the large machines that have been shipped, confirmed Chief Evangelist of Intel Software Products James Reinders in an interview with HPCwire. Reinders noted that distributing seed machines is pretty common for Intel (the company made preproduction systems with “Knights Ferry” silicon available to select partners ahead of the “Knights Corner” launch), but what is less common is for Intel to promote a software development machine for purchase. (It’s worth noting that Intel-competitor NVIDIA is using a similar strategy to manage its Pascal-based Tesla P100 GPU rollout by restricting initial availability to those who purchase the 8-GPU DGX-1 “deep learning supercomputer.”)

“We’ve gotten a lot of inquiries because taking Xeon Phi to be a processor is very exciting,” said Reinders. “The community has been very interested to get their hands on them so we’ve put this program together to satisfy that need with these parallelized systems before we’ve officially launched Knights Landing.”

Intel KNL platform pedestal CSE-GS50-000B
Ninja Developer Platform Pedestal

Intel is targeting two types of developers with this program: the moderately experienced parallel programmer who wants to do “kick the tire” evaluations and the expert parallel programmer who is already familiar with Xeon Phi.

“We can satisfy both,” said Reinders. “Between us and Colfax, the company who is building and distributing this machine, there is excellent introductory material. We will try to make sure that everyone who gets one of these systems have all the training they need between their classes and the resources we have already.”

While Reinders believes the machine will be approachable for a range of skill-levels, the “Ninja Development platform” moniker is meant to convey the machine’s suitability for the elite user. “We’re trying to assure people that no matter what your level of knowledge is — even if you’re a top expert — that these systems are ready to go for you,” Reinders explained. “But there is also plenty of training available by anyone with some parallel programming experience,” he added.

When asked about the newer HPC user, Reinders said that while he wasn’t sure how many people would be in a position to buy a four thousand dollar-plus machine as their first one to learn parallel programming on – what he does expect is that the 72-cores will motivate developers to unlock performance speedups.

“What happens when you get a large number of cores, you get a lot of vector units and you need to address the scalability of your code. If someone has eight cores, and is running at 7X, it’s hard to get real excited about inching 7X up to 8X,” he explained. “When you start talking about running 40 or 50 or 60 cores, that difference gets to be larger. It really gives you motivation to go after that. You can do that on a Xeon machine – you can buy a two-way, 18-core Xeon with hyper-threading and be sitting there as if you had 72 hardware threads, but that would be a much more expensive machine, so I think that this platform probably will get some people very exciting about working on the scaling of their code. It’s an excellent platform for that and of course the tuning work that you do will help with running on Xeon cluster as well as a Xeon Phi.”

Intel KNL platform rack
Ninja Developer Platform Rack

Knights Landing uses a 14 nm process and provides more than three teraflops of peak double-precision floating point performance and 8 teraflops of single-precision. Reinders clarified that the three early systems that Intel shipped last year (to Cray, Sandia National Laboratories, and CEA in France) all use the preproduction A.0-step silicon, while the Ninja developer platform is based on the newer B.0 stepping.

Three Knights Landing-based systems (all Crays) are on track to be deployed this year: the phase II Cori machine is scheduled to be deployed at NERSC in mid-2016; Trinity is gearing up for acceptance this year at Los Alamos National Laboratory; and Argonne National Lab’s Theta system is scheduled for deployment in late-2016.

Intel expects the Ninja Developer Platform systems will start shipping in Q2 and as early as next month. The company is taking pre-orders now. To support developers, Intel in partnership with Colfax is offering one-hour webinars as well as web-based “hands-on workshops” available free of charge. For people who take the hands-on classes, Colfax provides remote access to Phi-based (Knights Corner) machines.

“When you do the remote access, it’s like going to a hands-on class because they configure the machines for you,” noted Reinders, “In fact, when you work with this class of machine, often you sit down in the class and open your laptop and log in to a remote machine anyway. So doing this over the Web isn’t that different, in fact it feels much the same except you didn’t have to do the traveling.”

As for the general Knights Landing launch, Reinders was mum about the date, but he did hint that more would be revealed at ISC in June. At SC15, Intel revealed that 50 different manufacturers were readying to release Knights Landing-based systems.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their equipment shipments on time and undamaged, so the teams are r Read more…

By Dan Olds

Student Clusterers Demolish HPCG Record! Nanyang Sweeps Benchmarks

November 16, 2017

Nanyang pulled off the always difficult double-play at this year’s SC Student Cluster Competition. The plucky team from Singapore posted a world record LINPACK, thus taking the Highest LINPACK Award, but also managed t Read more…

By Dan Olds

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s at SC17 in Denver. The previous record, established by German Read more…

By Dan Olds

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at SC17 played to a SRO crowd at a downtown Denver hotel. This w Read more…

By Doug Black

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their e Read more…

By Dan Olds

Student Clusterers Demolish HPCG Record! Nanyang Sweeps Benchmarks

November 16, 2017

Nanyang pulled off the always difficult double-play at this year’s SC Student Cluster Competition. The plucky team from Singapore posted a world record LINPAC Read more…

By Dan Olds

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

The Betting Window is Closed: Final Student Cluster Competition Betting Odds are in!

November 15, 2017

The window has closed and the bettors are clutching their tickets, anxiously awaiting the results of the SC17 Student Cluster Competition. We’ve seen big chan Read more…

By Dan Olds

2017 Student Cluster Competition Benchmarks, Workloads, and Pre-Planned Disasters

November 15, 2017

The students competing in the 2017 Student Cluster Competition in Denver are facing a grueling 48 hour marathon of HPC benchmarks and real scientific applicatio Read more…

By Dan Olds

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

HPE Launches ARM-based Apollo System for HPC, AI

November 14, 2017

HPE doubled down on its memory-driven computing vision while expanding its processor portfolio with the announcement yesterday of the company’s first ARM-base Read more…

By Doug Black

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This