Intel Debuts ‘Knights Landing’ Ninja Developer Platform

By Tiffany Trader

April 12, 2016

Intel is making good on its promise to offer Knights Landing-based developer platforms ahead of general availability. Systems based on the self-hosted version of the 2nd generation Phi processor are now available for pre-order as part of Intel’s developer-targeted early access program.

As detailed on a landing page that went live yesterday, the Ninja Developer Platform is offered in two configurations – a liquid-cooled desk-side machine with one Knights Landing (base price:  $4,982.88), and a rack system with 2U and four nodes (base price: $19,703.14). Both versions employ the socketed Knights Landing Phi processors, not the PCIe-based coprocessor cards, and each platform comes fully configured with memory, local storage, CentOS 7.2, and Intel tools and guides. Support is provided from the system-builder Colfax (or local OEMs). There are options to customize the platform to meet application memory or storage needs and each package comes with a one-year license for Intel Parallel Studio XE Professional Edition.

This is the first opportunity to get hands-on access to a Knights Landing processor as a software developer other than the large machines that have been shipped, confirmed Chief Evangelist of Intel Software Products James Reinders in an interview with HPCwire. Reinders noted that distributing seed machines is pretty common for Intel (the company made preproduction systems with “Knights Ferry” silicon available to select partners ahead of the “Knights Corner” launch), but what is less common is for Intel to promote a software development machine for purchase. (It’s worth noting that Intel-competitor NVIDIA is using a similar strategy to manage its Pascal-based Tesla P100 GPU rollout by restricting initial availability to those who purchase the 8-GPU DGX-1 “deep learning supercomputer.”)

“We’ve gotten a lot of inquiries because taking Xeon Phi to be a processor is very exciting,” said Reinders. “The community has been very interested to get their hands on them so we’ve put this program together to satisfy that need with these parallelized systems before we’ve officially launched Knights Landing.”

Intel KNL platform pedestal CSE-GS50-000B
Ninja Developer Platform Pedestal

Intel is targeting two types of developers with this program: the moderately experienced parallel programmer who wants to do “kick the tire” evaluations and the expert parallel programmer who is already familiar with Xeon Phi.

“We can satisfy both,” said Reinders. “Between us and Colfax, the company who is building and distributing this machine, there is excellent introductory material. We will try to make sure that everyone who gets one of these systems have all the training they need between their classes and the resources we have already.”

While Reinders believes the machine will be approachable for a range of skill-levels, the “Ninja Development platform” moniker is meant to convey the machine’s suitability for the elite user. “We’re trying to assure people that no matter what your level of knowledge is — even if you’re a top expert — that these systems are ready to go for you,” Reinders explained. “But there is also plenty of training available by anyone with some parallel programming experience,” he added.

When asked about the newer HPC user, Reinders said that while he wasn’t sure how many people would be in a position to buy a four thousand dollar-plus machine as their first one to learn parallel programming on – what he does expect is that the 72-cores will motivate developers to unlock performance speedups.

“What happens when you get a large number of cores, you get a lot of vector units and you need to address the scalability of your code. If someone has eight cores, and is running at 7X, it’s hard to get real excited about inching 7X up to 8X,” he explained. “When you start talking about running 40 or 50 or 60 cores, that difference gets to be larger. It really gives you motivation to go after that. You can do that on a Xeon machine – you can buy a two-way, 18-core Xeon with hyper-threading and be sitting there as if you had 72 hardware threads, but that would be a much more expensive machine, so I think that this platform probably will get some people very exciting about working on the scaling of their code. It’s an excellent platform for that and of course the tuning work that you do will help with running on Xeon cluster as well as a Xeon Phi.”

Intel KNL platform rack
Ninja Developer Platform Rack

Knights Landing uses a 14 nm process and provides more than three teraflops of peak double-precision floating point performance and 8 teraflops of single-precision. Reinders clarified that the three early systems that Intel shipped last year (to Cray, Sandia National Laboratories, and CEA in France) all use the preproduction A.0-step silicon, while the Ninja developer platform is based on the newer B.0 stepping.

Three Knights Landing-based systems (all Crays) are on track to be deployed this year: the phase II Cori machine is scheduled to be deployed at NERSC in mid-2016; Trinity is gearing up for acceptance this year at Los Alamos National Laboratory; and Argonne National Lab’s Theta system is scheduled for deployment in late-2016.

Intel expects the Ninja Developer Platform systems will start shipping in Q2 and as early as next month. The company is taking pre-orders now. To support developers, Intel in partnership with Colfax is offering one-hour webinars as well as web-based “hands-on workshops” available free of charge. For people who take the hands-on classes, Colfax provides remote access to Phi-based (Knights Corner) machines.

“When you do the remote access, it’s like going to a hands-on class because they configure the machines for you,” noted Reinders, “In fact, when you work with this class of machine, often you sit down in the class and open your laptop and log in to a remote machine anyway. So doing this over the Web isn’t that different, in fact it feels much the same except you didn’t have to do the traveling.”

As for the general Knights Landing launch, Reinders was mum about the date, but he did hint that more would be revealed at ISC in June. At SC15, Intel revealed that 50 different manufacturers were readying to release Knights Landing-based systems.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Leading Solution Providers

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Nvidia, Partners Announce Several V100 Servers

September 27, 2017

Here come the Volta 100-based servers. Nvidia today announced an impressive line-up of servers from major partners – Dell EMC, Hewlett Packard Enterprise, IBM Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This