Omni-Path Steadily Gaining Market Traction Says Intel

By John Russell

April 26, 2016

Intel’s Omni-Path Architecture (OPA), a centerpiece of its Scalable System Framework (SSF), has been shipping for a full quarter now and according to Barry Davis, general manager, HPC Compute & Networks at Intel, OPA is doing well contrary to suggestions from a competitor. The two main contestants, of course, are Intel and Mellanox and the battle between Intel’s OPA and Mellanox’s Enhanced Data Rate (EDR) InfiniBand is just heating up.

Leaving technical merits aside for a moment – Mellanox recently contributed a commentary to HPCwire (The Ultimate Debate – Interconnect Offloading Versus Onloading) advocating the superiority of its offloading approach – Intel OPA seems to be gaining steady traction in the early stages of its rollout. Among the more notable public wins are contracts with National Nuclear Security Administration’s Tri Labs (Capacity Technology Systems (CTS-1) program), Texas Advanced Computing Center, the University of Cambridge, the Alfred Wegener Institute, and the Pittsburgh Supercomputing Center.

The NNSA win, said Davis, involved head-to-head interconnect competition with OPA winning out. The CTS-1 award, won with Penguin Computing (servers and systems integration), is for $39 million and will provide, “35,000 nodes spread over the next three years. We’ll be delivering approximately 20,000 nodes this year of which about two thirds have been delivered,” he said.

Matt Leininger, deputy for advanced technology projects at LLNL and acquisition manager of systems under the CTS program is quoted in a recent Davis blog (The Data Stack) saying the selection of OPA “was based on our performance benchmarking and assessment of any technical and schedule risks. Our expectation is that Intel OPA will continue to provide improved scalability in the new clusters.”

Clearly it’s early days for both OPA and EDR and competitive zeal is running high. Davis said that OPA has already racked up dozens of wins, including big ones in all the major geographies.

Omni-Path Edge Switches
Omni-Path Edge Switches

Just last week, said Davis, Intel won the largest award in Japan so far this year though he did not identify the customer. Cost-performance was the deciding factor, according to Davis, who said selecting OPA would allow the client to afford almost two additional petaflops of performance. “This will allow them to run more applications simultaneously, and provide better time to solution for those applications, as well as a higher listing on the top 500,” contends Davis.

Intel has bet big on OPA as part of its SSF vision moving forward. One of the clearer distinctions between the OPA and EDR offerings is the use of offloading and onloading approaches to handling network traffic. In brief:

  • Offloading, used by Mellanox, moves much of the network communications processing off the host CPU and onto network devices. The straightforward idea is to free up host CPU cycles for application execution.
  • Onloading, emphasized by Intel, relies on the host CPU to process communications traffic. As the communication processing burden grows – for example as the number of cores and nodes grow – more host cycles can be required for traffic communications and latency can be increased.

The devil is in the details. Indeed, Intel agrees offloading is sometimes a good idea, but argues strongly that OPA is not just an onloading architecture. Far from it, Intel describes OPA as a hybrid architecture that chooses off- or onloading processing depending upon and the size and type of data as well as user-configurations.

“Compute data coming out of MPI tends to be very high message rate, relatively small size for each message, and highly latency sensitive. There we do use an onload method because we found it to be the best way to move data,” said Joe Yaworski, director of marketing, HPC Networking at Intel. “We keep in memory all of the addressing information for every node, core, and process running that requires this communications.”

The result said, Yaworski, is a very consistent latency from a small number of nodes up to a very large number of nodes independent of the cores, and that includes “very consistent latency whether it’s well-formed communications or random in nature.”

OPA can also perform offloads said Yaworski, “So we do direct application to application writes without impacting the processor. For things like moving lots of data that would be typically found in a file system such as Lustre, [where] the typical size of moving data is a megabyte; we do a direct write from the application through to the other adapter which places it directly in the application’s memory without ever interrupting the processor,” Yaworski said.

The point, insist Davis and Yaworski, is that OPA can do both automatically. “A user can change those automatic settings to get good movement of data based on its characteristics whether it’s highly latency sensitive, small message sizes, such as you’d find in compute or large blocks of data where you want to move it and place it directly into the application user space like a files systems,” he said adding OPA supports full RDMA where it makes sense to use RDMA.

Apart from the generic onload versus offload argument (missed cache hits can bog down offloading; increased host CPU cycles can slow onloading) Intel argues that its use of a different communications library – PSM or performance scaled messaging – is instrumental in minimizing CPU cycles spent on communications in the onloading approach. “PSM when you compare it to [InfiniBand] verbs for doing a small MPI messages, it requires 1/10th of the instructions to complete a communications and the reason is that we designed PSM to be perfectly matched to the semantics of MPI. It’s very efficient communications layer.”

Stay tuned.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire