China Sets Ambitious Goal to Reach Exascale by 2020

By Tiffany Trader

May 2, 2016

At the 12th HPC Connections Workshop in Wuhan, China, Beihang University Professor Depei Qian disclosed new information regarding HPC development in China and exascale plans that are shaping up under China’s 13th five-year plan (2016-2020). Since 1996 Professor Professor Qian has served on the expert committee for the National High-tech Research & Development Program (the 863 program). Currently, he is the chief scientist of the 863 key project on high productivity computer and application service environment.

Professor Qian acknowledged that despite export restrictions on processor and software technology imposed by the US, work continues on two 100 petaflops (peak) systems: the next iteration of Tianhe-2, installed at the National Supercomputer Center in Guangzhou, and the upcoming Sunway system coming to the Jiangnan Institute of Computer Technology in Wuxi, China, near Shanghai. The official line is that these systems will be ready “by the end of the year,” but there have been rumblings that one or both of these systems will be introduced during the ISC’16 event in June.

In a Tuesday session at ISC, Professor Dr. Guangwen Yang, the director of the National Supercomputer Center at Wuxi, China, is slated to deliver talk titled “The New Sunway Supercomputer System at Wuxi.” Dr. Yang will describe the hardware and software elements that make up the system and some of the applications that will be deployed on it. A notice for that talk mentions that the system will be formally announced this summer.

China has been known to play its cards close to the vest before and launched its current supercomputing star, Tianhe-2, two years ahead of schedule. With a theoretical peak speed of 54.9 petaflops and a LINPACK rating of 33.86 petaflops, Tianhe-2 (the name means “Milky Way”) has been the world’s fastest number-cruncher since it debuted on the June 2013 TOP500 list.

The implementation scheme of the second phase of Tienhe-2 was evaluated and approved in July 2014. The original plan was to use next-generation Intel Xeon Phi (Knights Landing) processors for the upgrade path but due to export blocks put in place by the US, China was stimulated to accelerate its native chip development efforts. The new plan relies on Chinese made processors. “The development of the new FeiTeng processor is underway and we are waiting for the processor to upgrade the Tianhe-2 system,” said Professor Quin.

The second 100 petaflops system (Sunway) will use the next-generation Chinese-made ShenWei chips and will be implemented together with a general purpose cluster system of 1 petaflops performance. This configuration is designed to meet a wide variety of application requirements.

Both systems were developed under the auspices of China’s 12th five-year plan (2011 to 2015). Also under this program, China has been exploring new operation models and mechanism for CNGrid (China’s national HPC environment) and developing cloud-like application villages over CNGrid to promote applications.

CNGrid

The CNGrid service environment is a major resource of computing and storage across China. Currently, this environment is enabled by the CNGrid Suite, a software package used for the operation of the environment, Qian noted. There are 14 nodes altogether, more than 8 petaflops aggregated computing power and more than 15 petabytes of storage. The organizers have deployed more than 400 software applications and tools and also use this environment to support more than 1,000 projects.

Domain-oriented application villages are being established on top of CNGrid to provide services to the users. There are three current application villages under development: industrial product design and optimization, new drug discovery and digital media.

China has also deployed a number of parallel software development efforts to support fusion simulation, CFD for aircraft design, drug discovery, rendering for digital media, structural mechanics for large machinery, and simulation for electro-magnetic environment. The level of parallelism required is more than 300,000 cores with an efficiency of more than 30 percent.

Challenges

Depei Qian ASC16 China WeaknessProfessor Qian provided an overview of China’s main weaknesses, the most significant being a gap in kernel technologies and the lack of a suitable accelerator for the Tienhe-2 upgrade on account of the US embargo. “Currently there is no available accelerator to upgrade the system and it’s a major issue from the point of view of the Chinese government,” he said. “We had to change our plan and rely on our own processors. We are in urgent need for the system software, for the domestic processor, for the tool software and also the application software. Without an ecosystem around the domestic processors, we will not succeed in this respect.”

Also noted were a weakness in novel devices — memory storage and network as well as large-scale parallel algorithms and programs, system software, commercial software. “This is a very special phenomenon in China,” said Qian. “Currently China relies on the imported commercial application software, that software is very expensive and also limited in parallelism and limited by regulations. The center in Guangzhou cannot freely purchase system software from the vendor.” The third weakness is one shared by many countries: a talent shortage. “We don’t have enough people to work in HPC because either they only know the IT side or the domain side. We need more talented people that are also cross-disciplinary,” stated Qian.

13th Five-Year Plan Targets Exascale

After updating the continued supercomputing progress being made under the 12th five-year plan, Qian walked through brand-new elements of China’s 13th five-year plan, which puts into motion one of the most ambitious exascale programs in the world. If successful the program will stand up an exaflops (peak) supercomputer by the end of 2020 within a 35 MW power limit.

China is in the midst of overhauling its national research system and restructuring 100 programs into five tracks: Basic research program; mega-research program; key research and development program; enterprise-oriented research program; research centers and talents program.

The new track that is being focused on in the session is the third one – the key research and development program. A proposal for the track-3 key project on HPC was submitted in September 2015 and launched on February 2016.

The primary pillars for the key project are developing exascale computers, promoting computer industry by technology transfer and a China-controlled HPC technology set. The major tasks are next-generation supercomputing development, CNGrid upgrading and transformation, and domain HPC applications development. A robust supercomputing program is seen as a critical for addressing grand challenge problems spanning the environment, energy, climate, medicine, industry and science.

Depei Qian ASC16 Motivations slide

According to Professor Qian, the number one priority task is the development of an exascale supercomputer, based on a multi-objective optimized architecture that balances performance, energy consumption programmability, reliability and cost.

To achieve this goal, China is funding research into novel high performance interconnects with 3-D chip packaging, silicon photonics and on-chip networks. Programming models for heterogeneous computers will emphasize ease in writing programs and exploitation of performance of the heterogeneous architectures.

The program includes the development of prototype systems for verification of the exascale computer technologies. The computer scientists will explore possible exascale computer architectures, interconnects which can support more than 10,000 nodes, and energy efficiency technologies, as power demand is known to be one of the biggest obstacles toward exascale.

The exascale prototype will be about 512 nodes, offering 5-10 teraflops-per-node, 10-20 Gflops/watt, point to point bandwidth greater than 200 Gbps. MPI latency should be less than 1.5 us, said Qian. Development will also include system software and three typical applications that will be used to verify effectiveness.

From there, work will begin on an energy-efficient computing node and a scheme for high-performance processor/accelerator design.

Depei Qian ASC16 exascale key technology slide

“Based on those key technology developments, we will finally build the exascale system,” said Qian. “Our goal is not so ambitious – it is to have exaflops in peak. We are looking for a LINPACK efficiency of greater than 60 percent. Memory is rather limited, about 10 petabytes, with exabyte levels of storage.

“We don’t think we can reach the 20 megawatts system goal in less than five years so our goal is about 35 megawatts for the system; that means 30 Gflops/watt energy efficiency. The expected interconnect performance is greater than 500 Gbps.”

Depei Qian ASC16 exascale system slide

The final goal of the exascale program is technology transfer. Qian said that China will work to field high-end domain-oriented servers based on exascale system technologies. These servers will take advantage of the advances at the node, the interconnect, scalable I/O, storage, energy savings, reliability and application software.

The professor also spoke at length about China’s software strategies.”We cannot distinguish key technologies from applications, so there will be a joint effort in this direction.” Demo applications span a numerical nuclear reactor, a numerical aircraft, a numerical earth and a numerical engine.

The plan is to transfer some of the software into products to be adopted by a minimum of 50 users. To support this effort, China will establish three national-level research and development centers for HPC application software.

The professor emphasized that China’s “self-control” strategy to eliminate dependence on foreign tech doesn’t just refer to the processor and other hardware. “One of the efforts reflected in our plan is to develop parallel algorithms and parallel libraries for the system to improve the capability of developing modern-scale systems,” he said.

The final new element of China’s renovated program is the development of a platform for education that will provide computing resources and service to undergraduate and graduate students.

A call for proposals for the new key project was issued on February 19, 2016. The proposals will be reviewed over the next two months and then the selected projects will be announced.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Better Scientific Software: Turn Your Passion into Cash

September 13, 2019

Do you know your way around scientific software and programming? You think you can contribute to the community by making scientific software better? If so, then the Better Scientific Software (BSSW) organization wants yo Read more…

By Dan Olds

Google’s ML Compiler Initiative Advances

September 12, 2019

Machine learning models running on everything from cloud platforms to mobile phones are posing new challenges for developers faced with growing tool complexity. Google’s TensorFlow team unveiled an open-source machine Read more…

By George Leopold

HPC Perspectives with Dr. Seid Koric

September 12, 2019

Brendan McGinty, director of Industry for the National Center for Supercomputing Applications (NCSA), University of Illinois at Urbana-Champaign, kicks off the first in a series of pieces profiling leaders in high performance computing (HPC), writing for the... Read more…

By Brendan McGinty

AWS Solution Channel

A Guide to Discovering the Best AWS Instances and Configurations for Your HPC Workload

The flexibility and heterogeneity of HPC cloud services provide a welcome contrast to the constraints of on-premises HPC. Every HPC configuration is potentially accessible to any given workload in a well-resourced cloud HPC deployment, with vast scalability to spin up as much compute as that workload demands in any given moment. Read more…

HPE Extreme Performance Solutions

Intel FPGAs: More Than Just an Accelerator Card

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Building a Solid IA for Your AI

The journey to high performance precision medicine starts with designing and deploying a solid Information Architecture that addresses the spectrum of challenges from data and applications that need to be managed and orchestrated together to empower workloads from analytics to AI. Read more…

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have used the most cycles and typically drove hardware and softwa Read more…

By Elizabeth Leake

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have Read more…

By Elizabeth Leake

Univa Brings Cloud Automation to Slurm Users with Navops Launch 2.0

September 11, 2019

Univa, the company behind Grid Engine, announced today its HPC cloud-automation platform NavOps Launch will support the popular open-source workload scheduler Slurm. With the release of NavOps Launch 2.0, “Slurm users will have access to the same cloud automation capabilities... Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Eyes on the Prize: TACC’s Frontera Quickly Ramps up Science Agenda

September 9, 2019

Announced a year ago and officially launched a week ago, the Texas Advanced Computing Center’s Frontera – now the fastest academic supercomputer (~25 petefl Read more…

By John Russell

Quantum Roundup: IBM Goes to School, Delft Tackles Networking, Rigetti Updates

September 5, 2019

IBM today announced a new open source quantum ‘textbook’, a series of quantum education videos, and plans to expand its nascent quantum hackathon program. L Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Fastest Academic Supercomputer Enters Full Production at TACC, Just in Time for Hurricane Season

September 3, 2019

Frontera, the NSF supercomputer installed at the Texas Advanced Computing Center (TACC) in June, passed its formal acceptance last week and is now officially la Read more…

By Tiffany Trader

MIT Prepares for Satori…and a New 2 Petaflops Computer Too

August 27, 2019

Sometime this fall, MIT will fire up Satori – an $11.6 million compute cluster donated by IBM and coinciding with the opening of the MIT Stephen A. Schwarzma Read more…

By John Russell

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This