China Sets Ambitious Goal to Reach Exascale by 2020

By Tiffany Trader

May 2, 2016

At the 12th HPC Connections Workshop in Wuhan, China, Beihang University Professor Depei Qian disclosed new information regarding HPC development in China and exascale plans that are shaping up under China’s 13th five-year plan (2016-2020). Since 1996 Professor Professor Qian has served on the expert committee for the National High-tech Research & Development Program (the 863 program). Currently, he is the chief scientist of the 863 key project on high productivity computer and application service environment.

Professor Qian acknowledged that despite export restrictions on processor and software technology imposed by the US, work continues on two 100 petaflops (peak) systems: the next iteration of Tianhe-2, installed at the National Supercomputer Center in Guangzhou, and the upcoming Sunway system coming to the Jiangnan Institute of Computer Technology in Wuxi, China, near Shanghai. The official line is that these systems will be ready “by the end of the year,” but there have been rumblings that one or both of these systems will be introduced during the ISC’16 event in June.

In a Tuesday session at ISC, Professor Dr. Guangwen Yang, the director of the National Supercomputer Center at Wuxi, China, is slated to deliver talk titled “The New Sunway Supercomputer System at Wuxi.” Dr. Yang will describe the hardware and software elements that make up the system and some of the applications that will be deployed on it. A notice for that talk mentions that the system will be formally announced this summer.

China has been known to play its cards close to the vest before and launched its current supercomputing star, Tianhe-2, two years ahead of schedule. With a theoretical peak speed of 54.9 petaflops and a LINPACK rating of 33.86 petaflops, Tianhe-2 (the name means “Milky Way”) has been the world’s fastest number-cruncher since it debuted on the June 2013 TOP500 list.

The implementation scheme of the second phase of Tienhe-2 was evaluated and approved in July 2014. The original plan was to use next-generation Intel Xeon Phi (Knights Landing) processors for the upgrade path but due to export blocks put in place by the US, China was stimulated to accelerate its native chip development efforts. The new plan relies on Chinese made processors. “The development of the new FeiTeng processor is underway and we are waiting for the processor to upgrade the Tianhe-2 system,” said Professor Quin.

The second 100 petaflops system (Sunway) will use the next-generation Chinese-made ShenWei chips and will be implemented together with a general purpose cluster system of 1 petaflops performance. This configuration is designed to meet a wide variety of application requirements.

Both systems were developed under the auspices of China’s 12th five-year plan (2011 to 2015). Also under this program, China has been exploring new operation models and mechanism for CNGrid (China’s national HPC environment) and developing cloud-like application villages over CNGrid to promote applications.

CNGrid

The CNGrid service environment is a major resource of computing and storage across China. Currently, this environment is enabled by the CNGrid Suite, a software package used for the operation of the environment, Qian noted. There are 14 nodes altogether, more than 8 petaflops aggregated computing power and more than 15 petabytes of storage. The organizers have deployed more than 400 software applications and tools and also use this environment to support more than 1,000 projects.

Domain-oriented application villages are being established on top of CNGrid to provide services to the users. There are three current application villages under development: industrial product design and optimization, new drug discovery and digital media.

China has also deployed a number of parallel software development efforts to support fusion simulation, CFD for aircraft design, drug discovery, rendering for digital media, structural mechanics for large machinery, and simulation for electro-magnetic environment. The level of parallelism required is more than 300,000 cores with an efficiency of more than 30 percent.

Challenges

Depei Qian ASC16 China WeaknessProfessor Qian provided an overview of China’s main weaknesses, the most significant being a gap in kernel technologies and the lack of a suitable accelerator for the Tienhe-2 upgrade on account of the US embargo. “Currently there is no available accelerator to upgrade the system and it’s a major issue from the point of view of the Chinese government,” he said. “We had to change our plan and rely on our own processors. We are in urgent need for the system software, for the domestic processor, for the tool software and also the application software. Without an ecosystem around the domestic processors, we will not succeed in this respect.”

Also noted were a weakness in novel devices — memory storage and network as well as large-scale parallel algorithms and programs, system software, commercial software. “This is a very special phenomenon in China,” said Qian. “Currently China relies on the imported commercial application software, that software is very expensive and also limited in parallelism and limited by regulations. The center in Guangzhou cannot freely purchase system software from the vendor.” The third weakness is one shared by many countries: a talent shortage. “We don’t have enough people to work in HPC because either they only know the IT side or the domain side. We need more talented people that are also cross-disciplinary,” stated Qian.

13th Five-Year Plan Targets Exascale

After updating the continued supercomputing progress being made under the 12th five-year plan, Qian walked through brand-new elements of China’s 13th five-year plan, which puts into motion one of the most ambitious exascale programs in the world. If successful the program will stand up an exaflops (peak) supercomputer by the end of 2020 within a 35 MW power limit.

China is in the midst of overhauling its national research system and restructuring 100 programs into five tracks: Basic research program; mega-research program; key research and development program; enterprise-oriented research program; research centers and talents program.

The new track that is being focused on in the session is the third one – the key research and development program. A proposal for the track-3 key project on HPC was submitted in September 2015 and launched on February 2016.

The primary pillars for the key project are developing exascale computers, promoting computer industry by technology transfer and a China-controlled HPC technology set. The major tasks are next-generation supercomputing development, CNGrid upgrading and transformation, and domain HPC applications development. A robust supercomputing program is seen as a critical for addressing grand challenge problems spanning the environment, energy, climate, medicine, industry and science.

Depei Qian ASC16 Motivations slide

According to Professor Qian, the number one priority task is the development of an exascale supercomputer, based on a multi-objective optimized architecture that balances performance, energy consumption programmability, reliability and cost.

To achieve this goal, China is funding research into novel high performance interconnects with 3-D chip packaging, silicon photonics and on-chip networks. Programming models for heterogeneous computers will emphasize ease in writing programs and exploitation of performance of the heterogeneous architectures.

The program includes the development of prototype systems for verification of the exascale computer technologies. The computer scientists will explore possible exascale computer architectures, interconnects which can support more than 10,000 nodes, and energy efficiency technologies, as power demand is known to be one of the biggest obstacles toward exascale.

The exascale prototype will be about 512 nodes, offering 5-10 teraflops-per-node, 10-20 Gflops/watt, point to point bandwidth greater than 200 Gbps. MPI latency should be less than 1.5 us, said Qian. Development will also include system software and three typical applications that will be used to verify effectiveness.

From there, work will begin on an energy-efficient computing node and a scheme for high-performance processor/accelerator design.

Depei Qian ASC16 exascale key technology slide

“Based on those key technology developments, we will finally build the exascale system,” said Qian. “Our goal is not so ambitious – it is to have exaflops in peak. We are looking for a LINPACK efficiency of greater than 60 percent. Memory is rather limited, about 10 petabytes, with exabyte levels of storage.

“We don’t think we can reach the 20 megawatts system goal in less than five years so our goal is about 35 megawatts for the system; that means 30 Gflops/watt energy efficiency. The expected interconnect performance is greater than 500 Gbps.”

Depei Qian ASC16 exascale system slide

The final goal of the exascale program is technology transfer. Qian said that China will work to field high-end domain-oriented servers based on exascale system technologies. These servers will take advantage of the advances at the node, the interconnect, scalable I/O, storage, energy savings, reliability and application software.

The professor also spoke at length about China’s software strategies.”We cannot distinguish key technologies from applications, so there will be a joint effort in this direction.” Demo applications span a numerical nuclear reactor, a numerical aircraft, a numerical earth and a numerical engine.

The plan is to transfer some of the software into products to be adopted by a minimum of 50 users. To support this effort, China will establish three national-level research and development centers for HPC application software.

The professor emphasized that China’s “self-control” strategy to eliminate dependence on foreign tech doesn’t just refer to the processor and other hardware. “One of the efforts reflected in our plan is to develop parallel algorithms and parallel libraries for the system to improve the capability of developing modern-scale systems,” he said.

The final new element of China’s renovated program is the development of a platform for education that will provide computing resources and service to undergraduate and graduate students.

A call for proposals for the new key project was issued on February 19, 2016. The proposals will be reviewed over the next two months and then the selected projects will be announced.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Cray+Azure: Can Cloud Propel Supercomputing?

October 23, 2017

Cray and Microsoft today announced they will offer dedicated Cray supercomputers (the XC and CS-Storm lines) inside the Azure platform allowing customers to run their HPC and AI applications alongside their other cloud w Read more…

By Tiffany Trader

2017 Gordon Bell Prize Finalists Named

October 23, 2017

The three finalists for this year’s Gordon Bell Prize in High Performance Computing have been announced. They include two papers on projects run on China’s Sunway TaihuLight system and a third paper on 3D image recon Read more…

By John Russell

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Cray+Azure: Can Cloud Propel Supercomputing?

October 23, 2017

Cray and Microsoft today announced they will offer dedicated Cray supercomputers (the XC and CS-Storm lines) inside the Azure platform allowing customers to run Read more…

By Tiffany Trader

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This