Exiting Intel, James Reinders Offers a Brief Personal Retrospective

By James Reinders

June 6, 2016

Editor’s Note: If you are at all interested in parallelism and parallel programming you likely know or have heard of James Reinders, a longtime veteran of Intel who has cut a wide swath in the HPC community. Co-author with James Jeffers of High Performance Parallelism Pearls, Volume 1 (2014) and Volume 2 (2015), Reinders is a prolific writer and tireless pioneer in and advocate of parallelism. Today, of course, parallelism is de rigueur for advancing HPC. Now, after roughly 25 years at Intel – or 10,001 days as Renders puts it – he is ‘retiring’ from Intel. Typically gracious and forthright Reinders penned a letter of thanks to coworkers and friends with a few observations of his time at Intel and progress in HPC. Published here, with his permission, is a slightly edited version. I should note that Reinders is also a frequent contributor to HPCwire and we certainly hope he will continue to be.

You may have heard that Intel has encouraged “long timers” (like me) to consider early retirement. Well, the offer was convincing for me.

After 10,001 days at Intel, it is time for me to start the next phase of my life. I’ve accepted the “ERP offer” (early retirement) with my last day being June 24, 2016 (exactly 10,000 days after my start date). I’ll be in the office as much as needed to help transitions and wrap things up. Let me know if you need/want anything from me as I finish up.

Why 10,001 days at Intel?

The “village” of Intel employees and the many people that I’ve worked with outside Intel, collectively I know of as coworkers and friends, is why I have loved working at Intel all these (27.32) years.

I have been honored to be part of many teams and to have had many roles at Intel. This included being the voice of Intel for parallelism and software tools. I had the privilege to lead, learn from, inspire and be inspired by the world’s best. Of course, it enabled me to literally write novels about the great work we have done together!

I joined Intel in 1989, to work on parallel programming because clock rates had been failing to grow for microprocessors for years. Our project was a VLIW microprocessor called “iWarp” which connected together to form high performance clusters known as systolic arrays. It featured a fully integrated on-die fabric controller with register mapped I/O. Tag-line: “Building Blocks for GigaFlops” (an 8×8 torus, made of 64 iWarp parts, offered 1.2 GFlop/s)

1990 Intel Team Photo with me in it – iWarp Supercomputer Team
I believe this photo was taken in 1990 in Intel building CO4 (Cornell Oaks). Can you spot me? The photo includes a gorilla stand-in for Richard Maliszewski.

1990 Intel team photo Reinders

A big reason there was no second generation iWarp was that clock rates suddenly started to ramp again. iWarp was 20MHz, faster than the contemporary i486. There was little call for low volume solutions for parallelism when high volume performance was rapidly growing by clock rate (no software changes needed). The Intel i486 ramped from 16MHz to 150MHz, the Intel Pentium started at 60MHz… and the race was on! Parallelism suddenly seemed less important to most.

(Don’t worry – it all works out for parallel programming when clocks stopped rising 15 years later.  J)

I’ve had the thrill of shedding blood, sweat, and tears side-by-side with awesome teams to create together:

  • the world’s first 1 TeraFLOP/s supercomputer (ASCI Red) world’s fastest computer
  • the world’s first 3 TeraFLOP/s supercomputer (ASCI Red upgrade) world’s fastest computer
  • the world’s first 1 TeraFLOP/s microprocessor (Knights Corner) powers the world’s fastest computer today
  • the world’s first 3 TeraFLOP/s microprocessor (Knights Landing) destined for greatness

(True fact: I like the number ‘3’ – I organize my numismatics around the denomination three)

Today, in 2016, when clock rates had been failing to grow for microprocessors for years, we are offering performance using parallel computing with a many-core microprocessor called “Knights Landing” to build a clusters. Some SKUs offer Omni-Path fabric control on-package integrated on a parallel processor.  Déjà vu.

Along the way, I led marketing while we put Intel Software Development tools on the map growing >100X in revenue in less than eight years and building the best software channel for tools on the planet with an ever-growing network of “iStep” events to train developers to modernize code. We also convinced Intel to open source a software product for the first time (TBB). I’ve given countless keynotes, and webinars. And, I’ve written countless blogs, book chapters and authored and edited eight technical books with talented people that I respect and have become my close friends.

The Joys of Engineering

I am an engineer. Engineers solve problems. I have always enjoyed that – whether it is a problem in design, architecture, software, customer support, marketing, press relations or technical writing. Problems to solve. I’ve been blessed to work side-by-side with experts in problem solving of all these types, and am better because of it.

I look forward to watching Intel continue to solve problems for years to come.

I am leaving with great pride in what I’ve done over the years as a member of amazing teams. I have accomplished more than I imagined possible when I started my career, and accumulated many friends in the process. All happening in a fantastic demanding collaborative team environment. I could not ask for more.  I have no immediate plans other than to enjoy not traveling (not earning “1K” this year), relaxing, hobbies, low stress, sleeping in, and doting on my wonderful wife. I doubt I will bore of that this year, as I have never been unemployed for even a week, even during school, since my first summer job when I was 16 (and it was a programming job). 🙂 After this year, we’ll see.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

When in Rome: AMD Announces New Epyc CPU for HPC, Server and Cloud Wins

September 18, 2019

Where else but Rome could AMD hold the official Europe launch party for its second generation of Epyc microprocessors, codenamed Rome. Today, AMD did just that announcing key server wins, important cloud provider wins Read more…

By John Russell

Dell’s AMD-Powered Server Line Targets High-End Jobs

September 17, 2019

Dell Technologies rolled out five new servers this week based on AMD’s latest Epyc processor that are geared toward data-driven workloads running on increasingly popular multi-cloud platforms as well as in the HPC data Read more…

By George Leopold

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

AWS Solution Channel

A Guide to Discovering the Best AWS Instances and Configurations for Your HPC Workload

The flexibility and heterogeneity of HPC cloud services provide a welcome contrast to the constraints of on-premises HPC. Every HPC configuration is potentially accessible to any given workload in a well-resourced cloud HPC deployment, with vast scalability to spin up as much compute as that workload demands in any given moment. Read more…

HPE Extreme Performance Solutions

Intel FPGAs: More Than Just an Accelerator Card

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Rumors of My Death Are Still Exaggerated: The Mainframe

[Connect with Spectrum users and learn new skills in the IBM Spectrum LSF User Community.]

As of 2017, 92 of the world’s top 100 banks used mainframes. Read more…

Better Scientific Software: Turn Your Passion into Cash

September 13, 2019

Do you know your way around scientific software and programming? You think you can contribute to the community by making scientific software better? If so, then the Better Scientific Software (BSSW) organization wants yo Read more…

By Dan Olds

When in Rome: AMD Announces New Epyc CPU for HPC, Server and Cloud Wins

September 18, 2019

Where else but Rome could AMD hold the official Europe launch party for its second generation of Epyc microprocessors, codenamed Rome. Today, AMD did just that Read more…

By John Russell

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have Read more…

By Elizabeth Leake

Univa Brings Cloud Automation to Slurm Users with Navops Launch 2.0

September 11, 2019

Univa, the company behind Grid Engine, announced today its HPC cloud-automation platform NavOps Launch will support the popular open-source workload scheduler Slurm. With the release of NavOps Launch 2.0, “Slurm users will have access to the same cloud automation capabilities... Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Eyes on the Prize: TACC’s Frontera Quickly Ramps up Science Agenda

September 9, 2019

Announced a year ago and officially launched a week ago, the Texas Advanced Computing Center’s Frontera – now the fastest academic supercomputer (~25 petefl Read more…

By John Russell

Quantum Roundup: IBM Goes to School, Delft Tackles Networking, Rigetti Updates

September 5, 2019

IBM today announced a new open source quantum ‘textbook’, a series of quantum education videos, and plans to expand its nascent quantum hackathon program. L Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This