Exiting Intel, James Reinders Offers a Brief Personal Retrospective

By James Reinders

June 6, 2016

Editor’s Note: If you are at all interested in parallelism and parallel programming you likely know or have heard of James Reinders, a longtime veteran of Intel who has cut a wide swath in the HPC community. Co-author with James Jeffers of High Performance Parallelism Pearls, Volume 1 (2014) and Volume 2 (2015), Reinders is a prolific writer and tireless pioneer in and advocate of parallelism. Today, of course, parallelism is de rigueur for advancing HPC. Now, after roughly 25 years at Intel – or 10,001 days as Renders puts it – he is ‘retiring’ from Intel. Typically gracious and forthright Reinders penned a letter of thanks to coworkers and friends with a few observations of his time at Intel and progress in HPC. Published here, with his permission, is a slightly edited version. I should note that Reinders is also a frequent contributor to HPCwire and we certainly hope he will continue to be.

You may have heard that Intel has encouraged “long timers” (like me) to consider early retirement. Well, the offer was convincing for me.

After 10,001 days at Intel, it is time for me to start the next phase of my life. I’ve accepted the “ERP offer” (early retirement) with my last day being June 24, 2016 (exactly 10,000 days after my start date). I’ll be in the office as much as needed to help transitions and wrap things up. Let me know if you need/want anything from me as I finish up.

Why 10,001 days at Intel?

The “village” of Intel employees and the many people that I’ve worked with outside Intel, collectively I know of as coworkers and friends, is why I have loved working at Intel all these (27.32) years.

I have been honored to be part of many teams and to have had many roles at Intel. This included being the voice of Intel for parallelism and software tools. I had the privilege to lead, learn from, inspire and be inspired by the world’s best. Of course, it enabled me to literally write novels about the great work we have done together!

I joined Intel in 1989, to work on parallel programming because clock rates had been failing to grow for microprocessors for years. Our project was a VLIW microprocessor called “iWarp” which connected together to form high performance clusters known as systolic arrays. It featured a fully integrated on-die fabric controller with register mapped I/O. Tag-line: “Building Blocks for GigaFlops” (an 8×8 torus, made of 64 iWarp parts, offered 1.2 GFlop/s)

1990 Intel Team Photo with me in it – iWarp Supercomputer Team
I believe this photo was taken in 1990 in Intel building CO4 (Cornell Oaks). Can you spot me? The photo includes a gorilla stand-in for Richard Maliszewski.

1990 Intel team photo Reinders

A big reason there was no second generation iWarp was that clock rates suddenly started to ramp again. iWarp was 20MHz, faster than the contemporary i486. There was little call for low volume solutions for parallelism when high volume performance was rapidly growing by clock rate (no software changes needed). The Intel i486 ramped from 16MHz to 150MHz, the Intel Pentium started at 60MHz… and the race was on! Parallelism suddenly seemed less important to most.

(Don’t worry – it all works out for parallel programming when clocks stopped rising 15 years later.  J)

I’ve had the thrill of shedding blood, sweat, and tears side-by-side with awesome teams to create together:

  • the world’s first 1 TeraFLOP/s supercomputer (ASCI Red) world’s fastest computer
  • the world’s first 3 TeraFLOP/s supercomputer (ASCI Red upgrade) world’s fastest computer
  • the world’s first 1 TeraFLOP/s microprocessor (Knights Corner) powers the world’s fastest computer today
  • the world’s first 3 TeraFLOP/s microprocessor (Knights Landing) destined for greatness

(True fact: I like the number ‘3’ – I organize my numismatics around the denomination three)

Today, in 2016, when clock rates had been failing to grow for microprocessors for years, we are offering performance using parallel computing with a many-core microprocessor called “Knights Landing” to build a clusters. Some SKUs offer Omni-Path fabric control on-package integrated on a parallel processor.  Déjà vu.

Along the way, I led marketing while we put Intel Software Development tools on the map growing >100X in revenue in less than eight years and building the best software channel for tools on the planet with an ever-growing network of “iStep” events to train developers to modernize code. We also convinced Intel to open source a software product for the first time (TBB). I’ve given countless keynotes, and webinars. And, I’ve written countless blogs, book chapters and authored and edited eight technical books with talented people that I respect and have become my close friends.

The Joys of Engineering

I am an engineer. Engineers solve problems. I have always enjoyed that – whether it is a problem in design, architecture, software, customer support, marketing, press relations or technical writing. Problems to solve. I’ve been blessed to work side-by-side with experts in problem solving of all these types, and am better because of it.

I look forward to watching Intel continue to solve problems for years to come.

I am leaving with great pride in what I’ve done over the years as a member of amazing teams. I have accomplished more than I imagined possible when I started my career, and accumulated many friends in the process. All happening in a fantastic demanding collaborative team environment. I could not ask for more.  I have no immediate plans other than to enjoy not traveling (not earning “1K” this year), relaxing, hobbies, low stress, sleeping in, and doting on my wonderful wife. I doubt I will bore of that this year, as I have never been unemployed for even a week, even during school, since my first summer job when I was 16 (and it was a programming job). 🙂 After this year, we’ll see.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Dell EMC will Build OzStar – Swinburne’s New Supercomputer to Study Gravity

August 16, 2017

Dell EMC announced yesterday it is building a new supercomputer – the OzStar – for the Swinburne University of Technology (Australia) in support the ARC Centre of Excellence for Gravitational Wave Discovery (OzGrav) Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system into space aboard the SpaceX Dragon Spacecraft to explore if Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based system on the STREAM benchmark and on a test case running ANS Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capa Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Leading Solution Providers

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This