OpenACC Adds Support for OpenPOWER; Touts Growing Traction

By John Russell

June 13, 2016

In a show of strength leading up to ISC the OpenACC standards group today announced its first OpenPOWER implementation, the addition of three new members – University of Illinois, Brookhaven National Laboratory, and Stony Brook University – and details of its expanding 2016 training schedule. Michael Wolfe, technical director of OpenACC, also talked with HPCwire about thorny compiler challenges still remaining as the number of processor (all types) cores grows and memory management issues become more complex.

Currently in private beta testing and planned for public beta in August, the PGI OpenACC compiler supporting OpenPOWER has made steady progress according to Wolfe, who is also a compiler engineer with PGI (NVIDIA). “It includes the same command line. You can take an application, you copy all the sources, all the make files over, just type make, and it builds on the new system,” said Wolfe.

OpenACC (Open Accelerators) is the directives-based programming standard for parallel computing developed by Cray, Nvidia and PGI. The standard is designed to simplify parallel programming of heterogeneous CPU/GPU systems. As in OpenMP, the programmer can annotate C, C++ and Fortran source code to identify the areas that should be accelerated using compiler directives and additional functions. Like OpenMP 4.0 and newer, code can be started on both the CPU and GPU.[i]

The forthcoming version of PGI OpenACC compiler with OpenPOWER will feature:

  • Feature parity with PGI Compilers on Linux/x86+Tesla
  • CUDA Fortran, OpenACC, OpenMP, CUDA C/C++ host compiler
  • Integrated with IBM’s optimized LLVM OpenPOWER code generator
  • Write Once, Compile and Run Anywhere

“They way we have implemented this is to use PGI front end and PGI optimizer, and tie it into an LLVM back end code generator. We had support from IBM which has done a lot of work on LLVM and on the code generator and libraries. We were able to leverage a lot of that work,” said Wolfe

The current generation of IBM POWER chip is POWER8+, and Big Blue has said POWER9 processors will likely be ready sometime in 2017. Wolfe isn’t expecting major compatibility issues for the OpenACC compiler.

“Micro-architecturally I’m sure there will be difference in gates and layout and logic design, but from in instruction set perspective I don’t know how much difference [well see]. Typically it’s just additions, new instructions for behavior. Intel does things like double the length of the SIMD (single instruction, multiple data) register. I don’t know if IBM has plans for that.

“There will be versions of POWER8 with the CAPI interface and we’ll be able to work with NVLINK and I think that will be in all the POWER9s. Will it be compatible and will it be optimized for it is the other questions. The thing that we would hope is for the most part that the LLVM code generator will have the low level optimizing for that,” Wolfe said.

OpenACC.OpenPOWER Support

The additions of the University of Illinois, Brookhaven, and Stony Brook demonstrate the growing traction of OpenACC said Duncan Poole, director of strategic alliance for the accelerated computing group at NVIDIA and OpenACC president. He noted the value of OpenACC’s various training events (hackathons, workshops, etc) as an important force in attracting new members and sometimes presenting opportunities for computer scientists to publish their work.

“A hackathon that ran at the NCSA (National Center for Supercomputer Applications) brought the University of Illinois into to the fold. Brookhaven participated in a separate hackathon – it’s known for expertise in QCD (quantum chromodynamics) and has a particular library, Grid QCD, which is C++ code. C++ tends to stress the directives model of compilers so having them involved, providing feedback to us as to how we should change the standard and working with them to help migrate their code to OpenACC was important. They see the value and we see the value,” said Poole.

“UIUC joined OpenACC to support two key grants and projects from the NSF/NCSA and DOE that involve scientific research using complex, un-optimized code,” said John Larson, research scientist at the University of Illinois, Urbana-Champaign. “Being a member of the OpenACC standard organization will give both projects early access to technical features of the developing OpenACC language and also enable input that may influence new OpenACC language features.”

OpenACC has held five events in the last 14 months. Three more OpenACC hackathons are planned for the second half of 2016 at the Swiss Supercomputing Center (CSCS), CSC in Helsinki, Finland and the Oak Ridge National Lab. Hackathons are intensive five day hands-on coding sessions intended to help scientists parallelize their applications to run on accelerators and multi- core processors.

In the hackathons, teams (2-6 persons) are paired with experts from OpenACC community. “Very significantly that includes a compiler engineer. The immediate benefit from this is when you run into problems, the [first] thing that the developer asks is, “is it my code that caused the problem or something else.” Early on there were lots of bugs in the compiler but more recently, that hasn’t been the issue, it’s been more understanding the steps you take parallelize code,” said Poole

The first two steps, which Poole said they prefer teams have done before the hackathon, are to settle on their particular compiler of choice and to profile the code to identify where the opportunities for speed-up are. “But it’s not always the case. You basically go through the act of inserting directives to make your code parallel and the next step would be to insert the data directives that help describe data movement between host and the accelerator.”

The events are not designed to “ram OpenACC down everybody’s throat. Even in the hackathon it’s much more a use whatever tool is most appropriate to move your code forward. So it could be math libraries, it could be CUDA, OpenACC, OpenCL, whatever makes sense to the developer,” said Poole.

Poole agrees the term workshop is often used broadly. OpenACC has a fairly specific view of its events: training courses (~two days); workshops (~three days); hackathons (~four days); and academic workshops (~5 days). They vary in scale and duration (see list of upcoming events below).

Academic workshops are the most rigorous. “We do two of these a year right now. The one at ISC this year – (International Workshop on Performance Portable Programming Models for Accelerators (P3MA) with keynoter Simon Hammond of Sandia) – is an academic event: you submit your proposal for the paper you want to have published; it’s peer reviewed by other academics; the top one are selected and presented at the workshop. It’s a proper opportunity to publish for computer scientists,” said Poole

OpenACC Hackathons

Given the rapid change in the accelerator and processor landscape Poole and Wolfe agree significant challenges remain in efforts to parallelize code and enhance performance and portability. Wolf noted three ongoing issues.

General cleanup is one. “To be frank, the people who wrote the spec, and I mean me and others, don’t really write specifications for a living. We write what we think is correct but sometimes you are not quite as precise as you need be. Sometimes it’s an error but sometimes it’s an assumption that the person reading doesn’t have assumption in mind. So there’s some things in here about the way things are specified – one would be the reduction clause and whether it’s a data clause or not. In OpenACC, it’s not with the data clauses but it has some of the behavior of a data clauses so there’s some clean up that we need to make sure we have things specified properly,” he said.

Multiple device support is the second and one of the bigger headaches, said Wolfe. “Mateo Swiss, for example, bought a system where every node has got a dual socket Haswell (Intel) and eight K80s (see HPCwire article, Europe’s Fastest Supercomputer to get Pascal GPU Upgrade). How do you take advantage of that in a language like OpenACC where you really just want to say here’s a parallel loop, run it across all my resources. That’s a challenge on systems with separate memories. How are you going to manage the memory coherence and allocation with the data computation and data memory? How will you keep the K80s fed.”

Deep Memory is another difficult bottleneck. “If you have deep dynamic structures, multiply linked and nested with their data structures, and you want to move the whole structure over to the device, that’s a specific situation where you have got system memory and device memory and move data from one to the other. We have several different memory pools with different characteristics. With Xeon Phi, for example, you’ve got system memory and multichannel DRAM, high bandwidth memory. Some of these nodes are going to have you system memory in NVRAM and we don’t know quite what the characteristics of that will be but the plan I’m seeing is that it’s byte addressable,” said Wolfe.

“I’ve seen slides – but no circuit design – showing an AMD design where they have APU and CPU cores on chip and multiple types of memory attached – large system memory and a smaller high bandwidth memory – and all of these memories are exposed. They are not managed by the system, not managed by the hardware like a cache; it’s managed by the application. Were trying to see whether and how to manage this in the runtime [by] putting in some data directive that specifies characteristics of the program. I think it’s going to be a significant challenge because we never had a lot of experience with that. It’s not just changing he way you express parallelism, now it changing the memory management as well,” he said.

Challenges aside, OpenACC is working and working well say both Wolfe and Poole. As part of the announcement today, OpenACC cites a 2.5X speedup and significant power reduction on NekCEM (Nekton for Computational Electromagnetics) code achieved at Argonne Leadership Computing Facility.

OpenACC.NekCEM

[i] https://en.wikipedia.org/wiki/OpenACC

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Scientists Conduct First Quantum Simulation of Atomic Nucleus

May 23, 2018

OAK RIDGE, Tenn., May 23, 2018—Scientists at the Department of Energy’s Oak Ridge National Laboratory are the first to successfully simulate an atomic nucleus using a quantum computer. The results, published in Ph Read more…

By Rachel Harken, ORNL

Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Francisco, one would be tempted to dismiss its claims of inventing Read more…

By John Russell

Intel, Micro Debut Quad-Level Cell NAND Flash

May 22, 2018

Chipmakers continue to gear designs toward AI and other demanding cloud workloads that take advantage of datacenter flash storage capacity. To that end, memory specialist Micron Technology Inc. began shipping compact sol Read more…

By George Leopold

HPE Extreme Performance Solutions

HPC and AI Convergence is Accelerating New Levels of Intelligence

Data analytics is the most valuable tool in the digital marketplace – so much so that organizations are employing high performance computing (HPC) capabilities to rapidly collect, share, and analyze endless streams of data. Read more…

IBM Accelerated Insights

Mastering the Big Data Challenge in Cognitive Healthcare

Patrick Chain, genomics researcher at Los Alamos National Laboratory, posed a question in a recent blog: What if a nurse could swipe a patient’s saliva and run a quick genetic test to determine if the patient’s sore throat was caused by a cold virus or a bacterial infection? Read more…

Japan Meteorological Agency Takes Delivery of Pair of Crays

May 21, 2018

Cray has supplied two identical Cray XC50 supercomputers to the Japan Meteorological Agency (JMA) in northwestern Tokyo. Boasting more than 18 petaflops combined peak computing capacity, the new systems will extend the a Read more…

By Tiffany Trader

Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Franci Read more…

By John Russell

Japan Meteorological Agency Takes Delivery of Pair of Crays

May 21, 2018

Cray has supplied two identical Cray XC50 supercomputers to the Japan Meteorological Agency (JMA) in northwestern Tokyo. Boasting more than 18 petaflops combine Read more…

By Tiffany Trader

ASC18: Final Results Revealed & Wrapped Up

May 17, 2018

It was an exciting week at ASC18 in Nanyang, China. The student teams braved extreme heat, extremely difficult applications, and extreme competition in order to cross the cluster competition finish line. The gala awards ceremony took place on Wednesday. The auditorium was packed with student teams, various dignitaries, the media, and other interested parties. So what happened? Read more…

By Dan Olds

Spring Meetings Underscore Quantum Computing’s Rise

May 17, 2018

The month of April 2018 saw four very important and interesting meetings to discuss the state of quantum computing technologies, their potential impacts, and th Read more…

By Alex R. Larzelere

Quantum Network Hub Opens in Japan

May 17, 2018

Following on the launch of its Q Commercial quantum network last December with 12 industrial and academic partners, the official Japanese hub at Keio University is now open to facilitate the exploration of quantum applications important to science and business. The news comes a week after IBM announced that North Carolina State University was the first U.S. university to join its Q Network. Read more…

By Tiffany Trader

Democratizing HPC: OSC Releases Version 1.3 of OnDemand

May 16, 2018

Making HPC resources readily available and easier to use for scientists who may have less HPC expertise is an ongoing challenge. Open OnDemand is a project by t Read more…

By John Russell

PRACE 2017 Annual Report: Exascale Aspirations; Industry Collaboration; HPC Training

May 15, 2018

The Partnership for Advanced Computing in Europe (PRACE) today released its annual report showcasing 2017 activities and providing a glimpse into thinking about Read more…

By John Russell

US Forms AI Brain Trust

May 11, 2018

Amid calls for a U.S. strategy for promoting AI development, the Trump administration is forming a senior-level panel to help coordinate government and industry research efforts. The Select Committee on Artificial Intelligence was announced Thursday (May 10) during a White House summit organized by the Office of Science and Technology Policy (OSTP). Read more…

By George Leopold

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

How the Cloud Is Falling Short for HPC

March 15, 2018

The last couple of years have seen cloud computing gradually build some legitimacy within the HPC world, but still the HPC industry lies far behind enterprise I Read more…

By Chris Downing

Russian Nuclear Engineers Caught Cryptomining on Lab Supercomputer

February 12, 2018

Nuclear scientists working at the All-Russian Research Institute of Experimental Physics (RFNC-VNIIEF) have been arrested for using lab supercomputing resources to mine crypto-currency, according to a report in Russia’s Interfax News Agency. Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Deep Learning at 15 PFlops Enables Training for Extreme Weather Identification at Scale

March 19, 2018

Petaflop per second deep learning training performance on the NERSC (National Energy Research Scientific Computing Center) Cori supercomputer has given climate Read more…

By Rob Farber

AI Cloud Competition Heats Up: Google’s TPUs, Amazon Building AI Chip

February 12, 2018

Competition in the white hot AI (and public cloud) market pits Google against Amazon this week, with Google offering AI hardware on its cloud platform intended Read more…

By Doug Black

US Plans $1.8 Billion Spend on DOE Exascale Supercomputing

April 11, 2018

On Monday, the United States Department of Energy announced its intention to procure up to three exascale supercomputers at a cost of up to $1.8 billion with th Read more…

By Tiffany Trader

Lenovo Unveils Warm Water Cooled ThinkSystem SD650 in Rampup to LRZ Install

February 22, 2018

This week Lenovo took the wraps off the ThinkSystem SD650 high-density server with third-generation direct water cooling technology developed in tandem with par Read more…

By Tiffany Trader

Leading Solution Providers

HPC and AI – Two Communities Same Future

January 25, 2018

According to Al Gara (Intel Fellow, Data Center Group), high performance computing and artificial intelligence will increasingly intertwine as we transition to Read more…

By Rob Farber

Google Chases Quantum Supremacy with 72-Qubit Processor

March 7, 2018

Google pulled ahead of the pack this week in the race toward "quantum supremacy," with the introduction of a new 72-qubit quantum processor called Bristlecone. Read more…

By Tiffany Trader

HPE Wins $57 Million DoD Supercomputing Contract

February 20, 2018

Hewlett Packard Enterprise (HPE) today revealed details of its massive $57 million HPC contract with the U.S. Department of Defense (DoD). The deal calls for HP Read more…

By Tiffany Trader

CFO Steps down in Executive Shuffle at Supermicro

January 31, 2018

Supermicro yesterday announced senior management shuffling including prominent departures, the completion of an audit linked to its delayed Nasdaq filings, and Read more…

By John Russell

Deep Learning Portends ‘Sea Change’ for Oil and Gas Sector

February 1, 2018

The billowing compute and data demands that spurred the oil and gas industry to be the largest commercial users of high-performance computing are now propelling Read more…

By Tiffany Trader

Nvidia Ups Hardware Game with 16-GPU DGX-2 Server and 18-Port NVSwitch

March 27, 2018

Nvidia unveiled a raft of new products from its annual technology conference in San Jose today, and despite not offering up a new chip architecture, there were still a few surprises in store for HPC hardware aficionados. Read more…

By Tiffany Trader

Hennessy & Patterson: A New Golden Age for Computer Architecture

April 17, 2018

On Monday June 4, 2018, 2017 A.M. Turing Award Winners John L. Hennessy and David A. Patterson will deliver the Turing Lecture at the 45th International Sympo Read more…

By Staff

Part One: Deep Dive into 2018 Trends in Life Sciences HPC

March 1, 2018

Life sciences is an interesting lens through which to see HPC. It is perhaps not an obvious choice, given life sciences’ relative newness as a heavy user of H Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This