OpenACC Adds Support for OpenPOWER; Touts Growing Traction

By John Russell

June 13, 2016

In a show of strength leading up to ISC the OpenACC standards group today announced its first OpenPOWER implementation, the addition of three new members – University of Illinois, Brookhaven National Laboratory, and Stony Brook University – and details of its expanding 2016 training schedule. Michael Wolfe, technical director of OpenACC, also talked with HPCwire about thorny compiler challenges still remaining as the number of processor (all types) cores grows and memory management issues become more complex.

Currently in private beta testing and planned for public beta in August, the PGI OpenACC compiler supporting OpenPOWER has made steady progress according to Wolfe, who is also a compiler engineer with PGI (NVIDIA). “It includes the same command line. You can take an application, you copy all the sources, all the make files over, just type make, and it builds on the new system,” said Wolfe.

OpenACC (Open Accelerators) is the directives-based programming standard for parallel computing developed by Cray, Nvidia and PGI. The standard is designed to simplify parallel programming of heterogeneous CPU/GPU systems. As in OpenMP, the programmer can annotate C, C++ and Fortran source code to identify the areas that should be accelerated using compiler directives and additional functions. Like OpenMP 4.0 and newer, code can be started on both the CPU and GPU.[i]

The forthcoming version of PGI OpenACC compiler with OpenPOWER will feature:

  • Feature parity with PGI Compilers on Linux/x86+Tesla
  • CUDA Fortran, OpenACC, OpenMP, CUDA C/C++ host compiler
  • Integrated with IBM’s optimized LLVM OpenPOWER code generator
  • Write Once, Compile and Run Anywhere

“They way we have implemented this is to use PGI front end and PGI optimizer, and tie it into an LLVM back end code generator. We had support from IBM which has done a lot of work on LLVM and on the code generator and libraries. We were able to leverage a lot of that work,” said Wolfe

The current generation of IBM POWER chip is POWER8+, and Big Blue has said POWER9 processors will likely be ready sometime in 2017. Wolfe isn’t expecting major compatibility issues for the OpenACC compiler.

“Micro-architecturally I’m sure there will be difference in gates and layout and logic design, but from in instruction set perspective I don’t know how much difference [well see]. Typically it’s just additions, new instructions for behavior. Intel does things like double the length of the SIMD (single instruction, multiple data) register. I don’t know if IBM has plans for that.

“There will be versions of POWER8 with the CAPI interface and we’ll be able to work with NVLINK and I think that will be in all the POWER9s. Will it be compatible and will it be optimized for it is the other questions. The thing that we would hope is for the most part that the LLVM code generator will have the low level optimizing for that,” Wolfe said.

OpenACC.OpenPOWER Support

The additions of the University of Illinois, Brookhaven, and Stony Brook demonstrate the growing traction of OpenACC said Duncan Poole, director of strategic alliance for the accelerated computing group at NVIDIA and OpenACC president. He noted the value of OpenACC’s various training events (hackathons, workshops, etc) as an important force in attracting new members and sometimes presenting opportunities for computer scientists to publish their work.

“A hackathon that ran at the NCSA (National Center for Supercomputer Applications) brought the University of Illinois into to the fold. Brookhaven participated in a separate hackathon – it’s known for expertise in QCD (quantum chromodynamics) and has a particular library, Grid QCD, which is C++ code. C++ tends to stress the directives model of compilers so having them involved, providing feedback to us as to how we should change the standard and working with them to help migrate their code to OpenACC was important. They see the value and we see the value,” said Poole.

“UIUC joined OpenACC to support two key grants and projects from the NSF/NCSA and DOE that involve scientific research using complex, un-optimized code,” said John Larson, research scientist at the University of Illinois, Urbana-Champaign. “Being a member of the OpenACC standard organization will give both projects early access to technical features of the developing OpenACC language and also enable input that may influence new OpenACC language features.”

OpenACC has held five events in the last 14 months. Three more OpenACC hackathons are planned for the second half of 2016 at the Swiss Supercomputing Center (CSCS), CSC in Helsinki, Finland and the Oak Ridge National Lab. Hackathons are intensive five day hands-on coding sessions intended to help scientists parallelize their applications to run on accelerators and multi- core processors.

In the hackathons, teams (2-6 persons) are paired with experts from OpenACC community. “Very significantly that includes a compiler engineer. The immediate benefit from this is when you run into problems, the [first] thing that the developer asks is, “is it my code that caused the problem or something else.” Early on there were lots of bugs in the compiler but more recently, that hasn’t been the issue, it’s been more understanding the steps you take parallelize code,” said Poole

The first two steps, which Poole said they prefer teams have done before the hackathon, are to settle on their particular compiler of choice and to profile the code to identify where the opportunities for speed-up are. “But it’s not always the case. You basically go through the act of inserting directives to make your code parallel and the next step would be to insert the data directives that help describe data movement between host and the accelerator.”

The events are not designed to “ram OpenACC down everybody’s throat. Even in the hackathon it’s much more a use whatever tool is most appropriate to move your code forward. So it could be math libraries, it could be CUDA, OpenACC, OpenCL, whatever makes sense to the developer,” said Poole.

Poole agrees the term workshop is often used broadly. OpenACC has a fairly specific view of its events: training courses (~two days); workshops (~three days); hackathons (~four days); and academic workshops (~5 days). They vary in scale and duration (see list of upcoming events below).

Academic workshops are the most rigorous. “We do two of these a year right now. The one at ISC this year – (International Workshop on Performance Portable Programming Models for Accelerators (P3MA) with keynoter Simon Hammond of Sandia) – is an academic event: you submit your proposal for the paper you want to have published; it’s peer reviewed by other academics; the top one are selected and presented at the workshop. It’s a proper opportunity to publish for computer scientists,” said Poole

OpenACC Hackathons

Given the rapid change in the accelerator and processor landscape Poole and Wolfe agree significant challenges remain in efforts to parallelize code and enhance performance and portability. Wolf noted three ongoing issues.

General cleanup is one. “To be frank, the people who wrote the spec, and I mean me and others, don’t really write specifications for a living. We write what we think is correct but sometimes you are not quite as precise as you need be. Sometimes it’s an error but sometimes it’s an assumption that the person reading doesn’t have assumption in mind. So there’s some things in here about the way things are specified – one would be the reduction clause and whether it’s a data clause or not. In OpenACC, it’s not with the data clauses but it has some of the behavior of a data clauses so there’s some clean up that we need to make sure we have things specified properly,” he said.

Multiple device support is the second and one of the bigger headaches, said Wolfe. “Mateo Swiss, for example, bought a system where every node has got a dual socket Haswell (Intel) and eight K80s (see HPCwire article, Europe’s Fastest Supercomputer to get Pascal GPU Upgrade). How do you take advantage of that in a language like OpenACC where you really just want to say here’s a parallel loop, run it across all my resources. That’s a challenge on systems with separate memories. How are you going to manage the memory coherence and allocation with the data computation and data memory? How will you keep the K80s fed.”

Deep Memory is another difficult bottleneck. “If you have deep dynamic structures, multiply linked and nested with their data structures, and you want to move the whole structure over to the device, that’s a specific situation where you have got system memory and device memory and move data from one to the other. We have several different memory pools with different characteristics. With Xeon Phi, for example, you’ve got system memory and multichannel DRAM, high bandwidth memory. Some of these nodes are going to have you system memory in NVRAM and we don’t know quite what the characteristics of that will be but the plan I’m seeing is that it’s byte addressable,” said Wolfe.

“I’ve seen slides – but no circuit design – showing an AMD design where they have APU and CPU cores on chip and multiple types of memory attached – large system memory and a smaller high bandwidth memory – and all of these memories are exposed. They are not managed by the system, not managed by the hardware like a cache; it’s managed by the application. Were trying to see whether and how to manage this in the runtime [by] putting in some data directive that specifies characteristics of the program. I think it’s going to be a significant challenge because we never had a lot of experience with that. It’s not just changing he way you express parallelism, now it changing the memory management as well,” he said.

Challenges aside, OpenACC is working and working well say both Wolfe and Poole. As part of the announcement today, OpenACC cites a 2.5X speedup and significant power reduction on NekCEM (Nekton for Computational Electromagnetics) code achieved at Argonne Leadership Computing Facility.



Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Kyoto University ACCMS Implements Fine-grained Power Management

September 19, 2018

Data center power management is a ubiquitous challenge and in few places is it more so than at Kyoto University Academic Center for Computing and Media Studies (ACCMS)) where power consumption limits were imposed followi Read more…

By Staff

What’s New in HPC Research: September (Part 1)

September 18, 2018

In this new bimonthly feature, HPCwire will highlight newly published research in the high-performance computing community and related domains. From exascale to quantum computing, the details are here. Check back every Read more…

By Oliver Peckham

House Passes $1.275B National Quantum Initiative

September 17, 2018

Last Thursday the U.S. House of Representatives passed the National Quantum Initiative Act (NQIA) intended to accelerate quantum computing research and development. Among other things it would establish a National Quantu Read more…

By John Russell

HPE Extreme Performance Solutions

Introducing the First Integrated System Management Software for HPC Clusters from HPE

How do you manage your complex, growing cluster environments? Answer that big challenge with the new HPC cluster management solution: HPE Performance Cluster Manager. Read more…

IBM Accelerated Insights

A Crystal Ball for HPC

People are notoriously bad at predicting the future.  This very much includes experts. In the Forbes article “Why Most Predictions Are So Bad” Philip Tetlock discusses the largest and best-known test of the accuracy of expert predictions which show that any experts would do better if they make random guesses. Read more…

Nvidia Accelerates AI Inference in the Datacenter with T4 GPU

September 14, 2018

Nvidia is upping its game for AI inference in the datacenter with a new platform consisting of an inference accelerator chip--the new Turing-based Tesla T4 GPU--and a refresh of its inference server software packaged as Read more…

By George Leopold

House Passes $1.275B National Quantum Initiative

September 17, 2018

Last Thursday the U.S. House of Representatives passed the National Quantum Initiative Act (NQIA) intended to accelerate quantum computing research and developm Read more…

By John Russell

Nvidia Accelerates AI Inference in the Datacenter with T4 GPU

September 14, 2018

Nvidia is upping its game for AI inference in the datacenter with a new platform consisting of an inference accelerator chip--the new Turing-based Tesla T4 GPU- Read more…

By George Leopold

DeepSense Combines HPC and AI to Bolster Canada’s Ocean Economy

September 13, 2018

We often hear scientists say that we know less than 10 percent of the life of the oceans. This week, IBM and a group of Canadian industry and government partner Read more…

By Tiffany Trader

Rigetti (and Others) Pursuit of Quantum Advantage

September 11, 2018

Remember ‘quantum supremacy’, the much-touted but little-loved idea that the age of quantum computing would be signaled when quantum computers could tackle Read more…

By John Russell

How FPGAs Accelerate Financial Services Workloads

September 11, 2018

While FSI companies are unlikely, for competitive reasons, to disclose their FPGA strategies, James Reinders offers insights into the case for FPGAs as accelerators for FSI by discussing performance, power, size, latency, jitter and inline processing. Read more…

By James Reinders

Update from Gregory Kurtzer on Singularity’s Push into FS and the Enterprise

September 11, 2018

Container technology is hardly new but it has undergone rapid evolution in the HPC space in recent years to accommodate traditional science workloads and HPC systems requirements. While Docker containers continue to dominate in the enterprise, other variants are becoming important and one alternative with distinctly HPC roots – Singularity – is making an enterprise push targeting advanced scale workload inclusive of HPC. Read more…

By John Russell

At HPC on Wall Street: AI-as-a-Service Accelerates AI Journeys

September 10, 2018

AIaaS – artificial intelligence-as-a-service – is the technology discipline that eases enterprise entry into the mysteries of the AI journey while lowering Read more…

By Doug Black

No Go for GloFo at 7nm; and the Fujitsu A64FX post-K CPU

September 5, 2018

It’s been a news worthy couple of weeks in the semiconductor and HPC industry. There were several HPC relevant disclosures at Hot Chips 2018 to whet appetites Read more…

By Dairsie Latimer

TACC Wins Next NSF-funded Major Supercomputer

July 30, 2018

The Texas Advanced Computing Center (TACC) has won the next NSF-funded big supercomputer beating out rivals including the National Center for Supercomputing Ap Read more…

By John Russell

IBM at Hot Chips: What’s Next for Power

August 23, 2018

With processor, memory and networking technologies all racing to fill in for an ailing Moore’s law, the era of the heterogeneous datacenter is well underway, Read more…

By Tiffany Trader

Requiem for a Phi: Knights Landing Discontinued

July 25, 2018

On Monday, Intel made public its end of life strategy for the Knights Landing "KNL" Phi product set. The announcement makes official what has already been wide Read more…

By Tiffany Trader

CERN Project Sees Orders-of-Magnitude Speedup with AI Approach

August 14, 2018

An award-winning effort at CERN has demonstrated potential to significantly change how the physics based modeling and simulation communities view machine learni Read more…

By Rob Farber

ORNL Summit Supercomputer Is Officially Here

June 8, 2018

Oak Ridge National Laboratory (ORNL) together with IBM and Nvidia celebrated the official unveiling of the Department of Energy (DOE) Summit supercomputer toda Read more…

By Tiffany Trader

New Deep Learning Algorithm Solves Rubik’s Cube

July 25, 2018

Solving (and attempting to solve) Rubik’s Cube has delighted millions of puzzle lovers since 1974 when the cube was invented by Hungarian sculptor and archite Read more…

By John Russell

AMD’s EPYC Road to Redemption in Six Slides

June 21, 2018

A year ago AMD returned to the server market with its EPYC processor line. The earth didn’t tremble but folks took notice. People remember the Opteron fondly Read more…

By John Russell

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

Leading Solution Providers

SC17 Booth Video Tours Playlist

Altair @ SC17


AMD @ SC17


ASRock Rack @ SC17

ASRock Rack



DDN Storage @ SC17

DDN Storage

Huawei @ SC17


IBM @ SC17


IBM Power Systems @ SC17

IBM Power Systems

Intel @ SC17


Lenovo @ SC17


Mellanox Technologies @ SC17

Mellanox Technologies

Microsoft @ SC17


Penguin Computing @ SC17

Penguin Computing

Pure Storage @ SC17

Pure Storage

Supericro @ SC17


Tyan @ SC17


Univa @ SC17


Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Franci Read more…

By John Russell

Sandia to Take Delivery of World’s Largest Arm System

June 18, 2018

While the enterprise remains circumspect on prospects for Arm servers in the datacenter, the leadership HPC community is taking a bolder, brighter view of the x86 server CPU alternative. Amongst current and planned Arm HPC installations – i.e., the innovative Mont-Blanc project, led by Bull/Atos, the 'Isambard’ Cray XC50 going into the University of Bristol, and commitments from both Japan and France among others -- HPE is announcing that it will be supply the United States National Nuclear Security Administration (NNSA) with a 2.3 petaflops peak Arm-based system, named Astra. Read more…

By Tiffany Trader

D-Wave Breaks New Ground in Quantum Simulation

July 16, 2018

Last Friday D-Wave scientists and colleagues published work in Science which they say represents the first fulfillment of Richard Feynman’s 1982 notion that Read more…

By John Russell

Intel Pledges First Commercial Nervana Product ‘Spring Crest’ in 2019

May 24, 2018

At its AI developer conference in San Francisco yesterday, Intel embraced a holistic approach to AI and showed off a broad AI portfolio that includes Xeon processors, Movidius technologies, FPGAs and Intel’s Nervana Neural Network Processors (NNPs), based on the technology it acquired in 2016. Read more…

By Tiffany Trader

Intel Announces Cooper Lake, Advances AI Strategy

August 9, 2018

Intel's chief datacenter exec Navin Shenoy kicked off the company's Data-Centric Innovation Summit Wednesday, the day-long program devoted to Intel's datacenter Read more…

By Tiffany Trader

TACC’s ‘Frontera’ Supercomputer Expands Horizon for Extreme-Scale Science

August 29, 2018

The National Science Foundation and the Texas Advanced Computing Center announced today that a new system, called Frontera, will overtake Stampede 2 as the fast Read more…

By Tiffany Trader

GPUs Power Five of World’s Top Seven Supercomputers

June 25, 2018

The top 10 echelon of the newly minted Top500 list boasts three powerful new systems with one common engine: the Nvidia Volta V100 general-purpose graphics proc Read more…

By Tiffany Trader

The Machine Learning Hype Cycle and HPC

June 14, 2018

Like many other HPC professionals I’m following the hype cycle around machine learning/deep learning with interest. I subscribe to the view that we’re probably approaching the ‘peak of inflated expectation’ but not quite yet starting the descent into the ‘trough of disillusionment. This still raises the probability that... Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This