Mellanox Advances ‘In-Network Computing’ with ConnectX-5 Adapter

By Tiffany Trader

June 16, 2016

Networking specialist Mellanox has announced ConnectX-5, the next-generation of its 100G InfiniBand and Ethernet adapter line. The company says the new device will help organizations take advantage of real-time data processing for high performance computing (HPC), data analytics, machine learning, national security and ‘Internet of Things’ applications.

ConnectX-5 was designed to connect with any computing infrastructure – x86, Power, GPU, ARM, and FPGA – and it employs a variety of offload engines, which can be classified into two camps. The more established offloading capability supports network functions, such as RDMA, transport offload, and SR-IOV. There’s also a new generation of acceleration engines which are running data algorithms, essentially making the ConnectX-5 a coprocessor.

Significant for HPC, ConnectX-5 continues the approach begun with Switch-IB2 and moves more MPI capabilities into the network. While Switch-IB2 offloads MPI collectives for running on the switch architecture, ConnectX-5 enables MPI Tag Matching and MPI AlltoAll operations, as well as advanced dynamic routing.

With ConnectX-5 and Switch-IB2, 60 percent of the MPI algorithms are now being executed on the network, said Mellanox’s Gilad Shainer. “Looking ahead, we’re probably going to see the entire MPI moved to the network as part of the co-design approach,” he added.

ConnectX-5 also exposes what Mellanox is referring to as in-network memory. With a small memory address space accessible by the application, data can be stored or made accessible on the network devices with the goal of enabling faster reach from different endpoints.

Mellanox positions the offloading approach as part of the larger transition to co-design principles that mine synergies between software and hardware or between the different hardware components. “The way to solve the performance bottlenecks that are now emerging is by running different algorithms in different places,” said Shainer. “ConnectX-5 is the first adapter that brings the co-design architecture into the NIC side.”

“Ten years ago process runtime or MPI collective approaches were running at hundreds of microsecond latencies,” he went on to explain. “Network device latencies were in the range of tens of microseconds, so it was a big part of the overall latency. Fast forward to today and process latencies are in the range of tens of microseconds and network device latency is running about 100 nanoseconds. The question we’re addressing is how do you make another performance improvement in the process latency – move from 10 microseconds to a low single digit of a microseconds – when CPU frequency doesn’t go faster.”

“Computing within network devices makes sense when multiple nodes need to act on the same data,” observed Addison Snell, CEO of analyst firm Intersect360 Research. “In essence, it’s the complement to pushing a computation all the way to a GPU with something like RDMA and you don’t have to move the data off of the GPU in order to compute on it. If something’s extremely local, it can be – on the one side – all the way down at the processing element on the node, but at the other end of the spectrum where it’s something that’s shared between nodes, it can be more effective to do it in the network as opposed to in the microprocessor.”

The offloading approach that Mellanox is championing and delivering on is in direct contrast to the CPU-centric approach, espoused by Intel. Mellanox believes offloading is essential to increasing CPU performance, while Intel is essentially following a system-on-a-chip strategy that as part of its Scalable System Framework offers the simplicity of tight-knit hardware-software stack. Today’s system architecture is still very CPU-centric, but Mellanox and others are advancing a different architectural approach based on specialized best-of-breed components.

Intel’s position is that everything will work better together if it’s integrated onto a single chip, observed Snell. “Now Mellanox is countering by giving powerful counter examples of how things can be engineered for higher performance when they’re not integrated onto the chip, things like in-network computing or their MCM features; those argue against having things all integrated onto a chip — which the market will prefer is certainly yet to be determined.”

“Omni-Path is certainly a formidable announcement that Mellanox has to compete against,” he continued, “but Mellanox has interesting differentiation. I don’t think they’re going just to get mowed over by Intel; I think this will come down to user preference and how they like to see their system architected.”

A 100 Gigabit-per-second NIC, ConnectX-5 enables a reported 600 nanoseconds end-to-end latency within the datacenter (the latency of ConnectX-5 in the range of 100 nanoseconds). From the previous generation, ConnectX-5 takes message rate performance from 150 million messages per second to 200 messages per second, a 30 percent increase. In terms of how this stacks up with the competition, Shainer claimed a 2x performance advantage over the first-generation Omni-Path Architecture (OPA) adapters, which he notes are capable of 89 messages per second, based on a benchmark released by Intel earlier this year. Intel product literature puts architecture maximums for the OPA adapter technology at 160 million messages per second.

ConnectX-5 also has some other new features, including support for PCIe 4.0 (expected next year). There’s an integrated PCIe switch to connect multiple PCIe devices or SSDs to the network adapter. Notably, there are also capabilities for enabling different topologies for datacenters. As one example of this flexibility, an organization can chain or collectively ring multiple adapters together without using a switch to create a small cluster.

Beyond HPC, there are more acceleration engines available for cloud infrastructures. ConnectX-5 includes an embedded switch so when you run multiple virtual machines or guest OS’s, instead of virtual machines needing to go to the switch for doing routing of data between the machines, that routing of data will be done within the NIC. It also brings offloads for NVMe to support NVMe over fabrics, RDMA, and other capabilities, according to Mellanox.

“This is the next logical step in Mellanox’s roadmap,” said Snell of the new Mellanox adapter. “They’re moving everything to consistent 100 Gigabit capability whether you’re on InfiniBand or Ethernet across these different networking cards, components and switches. Everything has to be able to connect at that high-bandwidth speed or else the data doesn’t move across the system well enough. And if the data doesn’t move across the system fast enough, then it doesn’t matter how fast your processor is, it just sits there starved waiting for data.”

Mellanox says it will start shipping ConnectX-5 in Q3 of this year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Interface (OpenCAPI) and Open Memory Interface (OMI) to the Linux Read more…

By John Russell

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Stampede2 ‘Shocks’ with New Shock Turbulence Insights

August 19, 2019

Shockwaves play roles in everything from high-speed aircraft to supernovae – and now, supercomputer-powered research from the Texas A&M University and the Texas Advanced Computing Center (TACC) is helping to shed l Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This