China Debuts 93-Petaflops ‘Sunway’ with Homegrown Processors

By Tiffany Trader

June 19, 2016

You may have heard the rumors, but now it’s official: China has built and deployed a 93 petaflops LINPACK (125 petaflops peak) Chinese-made supercomputer at its Wuxi Supercomputer Center, near Shanghai. A few days ago HPCwire received an advance copy of a report on the new system prepared by TOP500 author Jack Dongarra detailing the feeds and speeds and proffering perspective on its strengths and weaknesses.

Originally, Tianhe-2 was on deck to be China’s first 100-petaflopper based on a planned infusion of Intel Xeon Knights Landing CPUs. There was chatter that China could even be standing up two 100-petafloppers in time for the ISC TOP500 list publication, but the US embargo regulations restricting the sale of US processor technology into China pushed back the timeline. It was this trade restriction that spurred China to refocus efforts on its native chip technology. At the 12th Asian Connections workshop in Wuhan, China, in April, Beihang University Professor Depei Qian, who is helping steer the nation’s supercomputing roadmap as part of the 863 project, stressed the need for “self-controllable HPC technologies” on account of a “lesson learnt from the embargo regulation.”

During ISC 2016 this week, we expect more details on the fully-realized Tianhe-2 to be revealed as well as an update on the nation’s exascale plans now that Tianhe-3 has been named as the targeted first exascale system. (Recall that China has announced it will stand up an exaflops (peak) machine by 2020.)

Sunway TaihuLight System 2016
Sunway TaihuLight System computer room

The new machine, the Sunway TaihuLight system, achieved 93 petaflops out of a theoretical peak of 125 petaflops, giving it an efficiency of 74.51 percent. The run made use of 165,120 nodes using 1.2 PB total memory (7.2 TB of the memory of each node). The time to completion was 3.7 hours at an average power consumption of 15.37 MW. This gives it an energy efficiency of 6 gigaflops-per-watt, counting the processor, memory and interconnect network. The 28 MW cooling system from Climaveneta uses closed-coupled chilled water cooling with a customized liquid water-cooling unit.

As the new TOP500 champ, Sunway TaihuLight steals the top spot from Tianhe-2, which sat in the spot for three full years (and six list iterations), since China knocked the US Oak Ridge Titan machine off its perch in June 2013. Notably, China also stole list system share and performance share from the US (more on that to come).

The computational heart of Sunway TaihuLight is the SW26010 processor, which was designed by the Shanghai High Performance IC Design Center.

Each processor chip has four of these:

Sunway TaihuLight core group for node

Which come together like this:

Sunway TaihuLight basic layout of a node

The first figure depicts one core group (CG) connected to a Network on Chip (NoC). Each CG is composed of a Management Processing Element (MPE) and 64 Computing Processing Elements (CPEs) arranged in an 8 by 8 grid.

The second figure shows the domestically-made multicore SW26010 processor (which is one compute node of Sunway); it consists of 4 CPEs and 4 MPEs for a total of 260 cores. There are 4 Memory Controllers (MC), and a Network on Chip (NoC), which is connected to the System Interface (SI).  Each of the four MPE, CPE, and MC have access to 8GB of DDR3 memory. In the complete system, there are 40,960 nodes and 10,649,600 cores and 1.31 PB of memory.

As detailed in the report, “The MPE’s and CPE’s are based on a RISC architecture, 64-bit, SIMD, out of order microstructure. Both the MPE and the CPE participate in the user’s application. The MPE performance management, communication, and computation while the CPEs mainly perform computations. (The MPE can also participate in the computations.)”

It continues: “Each core of the CPE has a single floating point pipeline that can perform 8 flops per cycle per core (64-bit floating point arithmetic) and the MPE has a dual pipeline each of which can perform 8 flops per cycle per pipeline (64-bit floating point arithmetic). The cycle time for the cores is 1.45 GHz, so a CPE core has a peak performance of 8 flops/cycle * 1.45 GHz or 11.6 Gflop/s and a core of the MPE has a peak performance of 16 flops/cycle * 1.45 GHz or 23.2 Gflop/s. There is just one thread of execution per physical core.”

“The MPE’s and CPE’s are based on a RISC architecture, 64-bit, SIMD, out of order microstructure. Both the MPE and the CPE participate in the user’s application. The MPE performance management, communication, and computation while the CPEs mainly perform computations. (The MPE can also participate in the computations.)

The custom-built Sunway interconnect uses PCIe 3.0 connections between nodes as part of the Sunway Network. The network employs three different levels: the central switching network at the top, the super node network in the middle, and the resource sharing network at the bottom. The bisection network bandwidth is 70 TB/s, with a network diameter of 7. MPI communication between nodes is 12 GB/second with latency of around 1 us.

The complete system spans 40 cabinets, each with 4 Supernodes, which comprise 256 Nodes. Doing the multiplication, this comes out to 40,960 nodes total and 10,649,600 cores. Each node has a peak floating point performance of 3.06 teraflops.

The system software includes Sunway Raise OS 2.0.5 based on Linux as the operating system. Dongarra’s report also mentions basic compiler components, such as C/C++, and Fortran compilers, an automatic vectorization tool, and basic math libraries. Sunway OpenACC supports OpenACC 2.0

The Chinese supercomputing leadership is targeting the new Sunway machine at four key areas: advanced manufacturing (CAE, CFD), earth system modeling and weather forecasting; life science, and big data analytics.

China has been called out in the past for putting hardware ahead of software development. China announced that is has (at least) three applications that are on the finalist list for the Gordon Bell Award, which will be announced at SC16. The accepted submissions include a fully-implicit nonhydrostatic dynamic solver for cloud-resolving atmospheric simulation; a highly effective global surface wave numerical simulation with ultra-high resolution; and a large scale phase-field simulation for coarsening dynamics based on Cahn-Hilliard equation with degenerated mobility. The report from Dongarra notes that all three applications have scaled to about 8 million cores, just under 80 percent of the total system.

In his report on the system, Dongarra acknowledged the magnitude of the accomplishment, pointing out the significance of the 93 petaflops LINPACK reaching 74 percent of peak and achieving a  6 gigaflops-per-watt.  “The Sunway TaihuLight is twice as fast and three times as efficient as the system it displaces in the number one spot,” he wrote. “The fact that there are sizeable applications and Gordon Bell contender applications running on the system is impressive and shows that the system is capable of running real applications and not just a stunt machine.”

However, as we know LINPACK does not tell the whole story. On the HPCG benchmark, Sunway TaihuLight reported only .371 petaflops, which is .3 percent of peak. Compare this with 0.580 petaflops on Tianhe-2 (1.1 percent of peak) and .322 petaflops on Titan (1.2 percent of peak). RIKEN’s K computer reports 0.460 HPCG performance, 4.1 percent theoretical peak.

“The HPCG performance at only 0.3% of peak performance shows the weakness of the architecture with slow memory and modest interconnect performance,” wrote Dongarra. “So for many “real” applications the performance will be no where near the peak performance rate.”

It’s a point the distinguished University of Tennessee professor has made before. At the 12th Asian Connections workshop, he cautioned that “peak and HPL may be very misleading” and that most applications will not achieve near this high-water mark.

There is also a question of China being behind the US in process technology. We are still waiting for that spec to be made public, but it was at one point expected that the next-generation Shenwei would be manufactured on 28-nm process technology. We will update that information as well as memory bandwidth and fabric I/O as it becomes available.

In concluding his report, Dongarra pointed to China’s strengths in standing up another number one system: “As the first top one system of China that is completely based on homegrown processors, the Sunway TaihuLight system demonstrates the significant progress that China has made in the domain of designing and manufacturing large-scale computation systems. The fact that there are sizeable applications and Gordon Bell contender applications running on the system is impressive and shows that the system is capable of running real applications and not just a stunt machine.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

STEM-Trekker Badisa Mosesane Attends CERN Summer Student Program

June 27, 2017

Badisa Mosesane, an undergraduate scholar who studies computer science at the University of Botswana in Gaborone, recently joined other students from developing nations around the world in Geneva, Switzerland to particip Read more…

By Elizabeth Leake, STEM-Trek

The EU Human Brain Project Reboots but Supercomputing Still Needed

June 26, 2017

The often contentious, EU-funded Human Brain Project whose initial aim was fixed firmly on full-brain simulation is now in the midst of a reboot targeting a more modest goal – development of informatics tools and data/ Read more…

By John Russell

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a Department of Energy sponsored collaboration between the Univ Read more…

By John Russell

UMass Dartmouth Reports on HPC Day 2017 Activities

June 26, 2017

UMass Dartmouth's Center for Scientific Computing & Visualization Research (CSCVR) organized and hosted the third annual "HPC Day 2017" on May 25th. This annual event showcases on-going scientific research in Massach Read more…

By Gaurav Khanna

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a D Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This