China Debuts 93-Petaflops ‘Sunway’ with Homegrown Processors

By Tiffany Trader

June 19, 2016

You may have heard the rumors, but now it’s official: China has built and deployed a 93 petaflops LINPACK (125 petaflops peak) Chinese-made supercomputer at its Wuxi Supercomputer Center, near Shanghai. A few days ago HPCwire received an advance copy of a report on the new system prepared by TOP500 author Jack Dongarra detailing the feeds and speeds and proffering perspective on its strengths and weaknesses.

Originally, Tianhe-2 was on deck to be China’s first 100-petaflopper based on a planned infusion of Intel Xeon Knights Landing CPUs. There was chatter that China could even be standing up two 100-petafloppers in time for the ISC TOP500 list publication, but the US embargo regulations restricting the sale of US processor technology into China pushed back the timeline. It was this trade restriction that spurred China to refocus efforts on its native chip technology. At the 12th Asian Connections workshop in Wuhan, China, in April, Beihang University Professor Depei Qian, who is helping steer the nation’s supercomputing roadmap as part of the 863 project, stressed the need for “self-controllable HPC technologies” on account of a “lesson learnt from the embargo regulation.”

During ISC 2016 this week, we expect more details on the fully-realized Tianhe-2 to be revealed as well as an update on the nation’s exascale plans now that Tianhe-3 has been named as the targeted first exascale system. (Recall that China has announced it will stand up an exaflops (peak) machine by 2020.)

Sunway TaihuLight System 2016
Sunway TaihuLight System computer room

The new machine, the Sunway TaihuLight system, achieved 93 petaflops out of a theoretical peak of 125 petaflops, giving it an efficiency of 74.51 percent. The run made use of 165,120 nodes using 1.2 PB total memory (7.2 TB of the memory of each node). The time to completion was 3.7 hours at an average power consumption of 15.37 MW. This gives it an energy efficiency of 6 gigaflops-per-watt, counting the processor, memory and interconnect network. The 28 MW cooling system from Climaveneta uses closed-coupled chilled water cooling with a customized liquid water-cooling unit.

As the new TOP500 champ, Sunway TaihuLight steals the top spot from Tianhe-2, which sat in the spot for three full years (and six list iterations), since China knocked the US Oak Ridge Titan machine off its perch in June 2013. Notably, China also stole list system share and performance share from the US (more on that to come).

The computational heart of Sunway TaihuLight is the SW26010 processor, which was designed by the Shanghai High Performance IC Design Center.

Each processor chip has four of these:

Sunway TaihuLight core group for node

Which come together like this:

Sunway TaihuLight basic layout of a node

The first figure depicts one core group (CG) connected to a Network on Chip (NoC). Each CG is composed of a Management Processing Element (MPE) and 64 Computing Processing Elements (CPEs) arranged in an 8 by 8 grid.

The second figure shows the domestically-made multicore SW26010 processor (which is one compute node of Sunway); it consists of 4 CPEs and 4 MPEs for a total of 260 cores. There are 4 Memory Controllers (MC), and a Network on Chip (NoC), which is connected to the System Interface (SI).  Each of the four MPE, CPE, and MC have access to 8GB of DDR3 memory. In the complete system, there are 40,960 nodes and 10,649,600 cores and 1.31 PB of memory.

As detailed in the report, “The MPE’s and CPE’s are based on a RISC architecture, 64-bit, SIMD, out of order microstructure. Both the MPE and the CPE participate in the user’s application. The MPE performance management, communication, and computation while the CPEs mainly perform computations. (The MPE can also participate in the computations.)”

It continues: “Each core of the CPE has a single floating point pipeline that can perform 8 flops per cycle per core (64-bit floating point arithmetic) and the MPE has a dual pipeline each of which can perform 8 flops per cycle per pipeline (64-bit floating point arithmetic). The cycle time for the cores is 1.45 GHz, so a CPE core has a peak performance of 8 flops/cycle * 1.45 GHz or 11.6 Gflop/s and a core of the MPE has a peak performance of 16 flops/cycle * 1.45 GHz or 23.2 Gflop/s. There is just one thread of execution per physical core.”

“The MPE’s and CPE’s are based on a RISC architecture, 64-bit, SIMD, out of order microstructure. Both the MPE and the CPE participate in the user’s application. The MPE performance management, communication, and computation while the CPEs mainly perform computations. (The MPE can also participate in the computations.)

The custom-built Sunway interconnect uses PCIe 3.0 connections between nodes as part of the Sunway Network. The network employs three different levels: the central switching network at the top, the super node network in the middle, and the resource sharing network at the bottom. The bisection network bandwidth is 70 TB/s, with a network diameter of 7. MPI communication between nodes is 12 GB/second with latency of around 1 us.

The complete system spans 40 cabinets, each with 4 Supernodes, which comprise 256 Nodes. Doing the multiplication, this comes out to 40,960 nodes total and 10,649,600 cores. Each node has a peak floating point performance of 3.06 teraflops.

The system software includes Sunway Raise OS 2.0.5 based on Linux as the operating system. Dongarra’s report also mentions basic compiler components, such as C/C++, and Fortran compilers, an automatic vectorization tool, and basic math libraries. Sunway OpenACC supports OpenACC 2.0

The Chinese supercomputing leadership is targeting the new Sunway machine at four key areas: advanced manufacturing (CAE, CFD), earth system modeling and weather forecasting; life science, and big data analytics.

China has been called out in the past for putting hardware ahead of software development. China announced that is has (at least) three applications that are on the finalist list for the Gordon Bell Award, which will be announced at SC16. The accepted submissions include a fully-implicit nonhydrostatic dynamic solver for cloud-resolving atmospheric simulation; a highly effective global surface wave numerical simulation with ultra-high resolution; and a large scale phase-field simulation for coarsening dynamics based on Cahn-Hilliard equation with degenerated mobility. The report from Dongarra notes that all three applications have scaled to about 8 million cores, just under 80 percent of the total system.

In his report on the system, Dongarra acknowledged the magnitude of the accomplishment, pointing out the significance of the 93 petaflops LINPACK reaching 74 percent of peak and achieving a  6 gigaflops-per-watt.  “The Sunway TaihuLight is twice as fast and three times as efficient as the system it displaces in the number one spot,” he wrote. “The fact that there are sizeable applications and Gordon Bell contender applications running on the system is impressive and shows that the system is capable of running real applications and not just a stunt machine.”

However, as we know LINPACK does not tell the whole story. On the HPCG benchmark, Sunway TaihuLight reported only .371 petaflops, which is .3 percent of peak. Compare this with 0.580 petaflops on Tianhe-2 (1.1 percent of peak) and .322 petaflops on Titan (1.2 percent of peak). RIKEN’s K computer reports 0.460 HPCG performance, 4.1 percent theoretical peak.

“The HPCG performance at only 0.3% of peak performance shows the weakness of the architecture with slow memory and modest interconnect performance,” wrote Dongarra. “So for many “real” applications the performance will be no where near the peak performance rate.”

It’s a point the distinguished University of Tennessee professor has made before. At the 12th Asian Connections workshop, he cautioned that “peak and HPL may be very misleading” and that most applications will not achieve near this high-water mark.

There is also a question of China being behind the US in process technology. We are still waiting for that spec to be made public, but it was at one point expected that the next-generation Shenwei would be manufactured on 28-nm process technology. We will update that information as well as memory bandwidth and fabric I/O as it becomes available.

In concluding his report, Dongarra pointed to China’s strengths in standing up another number one system: “As the first top one system of China that is completely based on homegrown processors, the Sunway TaihuLight system demonstrates the significant progress that China has made in the domain of designing and manufacturing large-scale computation systems. The fact that there are sizeable applications and Gordon Bell contender applications running on the system is impressive and shows that the system is capable of running real applications and not just a stunt machine.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This