DANCES with Big Data: Progress Update from XSEDE Meeting

By John Russell

July 22, 2016

Moving large datasets around HPC networks such as those of XSEDE is often challenging. While Internet2, the most commonly used backbone, is fast at 100GBS, local traffic to campuses often slows to 10GBS. At this week’s XSEDE meeting the DANCES (Developing Applications with Networking Capabilities via End-to-End SDN) project leaders reported first successful testing of hardware components needed as well as results of vendor bakeoff for switches.

The NSF-funded DANCES[i] project is intended to investigate and develop the ability to add network bandwidth scheduling via software- defined networking (SDN) programmability to selected cyberinfrastructure services and applications intended to develop a software/hardware infrastructure that speeds and smoothes high-speed traffic. The recent test involved transfer of “Big Data” between two XSEDE sites, the Pittsburgh Supercomputing Center (PSC) and the National Institute for Computational Sciences (NICS) at the University of Tennessee.

Victor Hazlewood
Victor Hazlewood

“If you think about [high-performance computing] users and their end-to-end workflow, they need to do it by breaking their projects into pieces,” says Victor Hazlewood of NICS, principal author of the peer-reviewed article accompanying the presentation. “One of these pieces inevitably involves moving data into and out of where researchers do their computation.”

Today’s research wide-area networks (WAN) are more a free-for-all than their compute and storage counterparts, which are scheduled and managed, according to Hazlewood. By design, the protocol software that regulates the network data flow treats all data packets as equal. When the networks are not crowded it’s like an empty freeway. When they are crowded, though, the situation becomes much like a convoy of buses getting broken apart by other traffic. For large datasets traveling across the WAN, that can mean slow movement or even failures to move the data completely in a reasonable amount of time.

DANCES DIAGRAM

Project leaders presented a DANCES progress update and their paper[ii] at the XSEDE. In addition to reviewing the technology investigated, the paper details the evaluation of several vendors for use in the project. Corsa Technology, a Canadian technology start-up, was selected. “We were … interested in devices that supported bandwidth reservation,” said coauthor Kathy Benninger of PSC. “Part of that has to do with adoption of the newest OpenFlow versions by switch vendors.”

OpenFlow 1.3, the latest commonly deployed version of the standard network communications interface, has features that support such bandwidth management. But the problem, Benninger explains, is that “compliance” with a given version of OpenFlow doesn’t require a particular network switch to support every facet of that version’s specification. The researchers had to test a number of switch products, eventually choosing the Corsa DP6410 as most fully compatible with the DANCES requirements, successfully testing the combination in a number of data-transfer scenarios between PSC and NICS. Next, the group plans to test the full set of end-to-end system functions that will be needed to support real data transfers by XSEDE users.

Here’s an excerpt from the paper describing target device and application characteristics:

“The SDN capabilities would be provided by a network device that implements OpenFlow 1.3 including per-flow meters and per-port queuing required by DANCES. The bandwidth control and scheduling capability will be used to mitigate congestion – induced throughput problems on end site networks. The prototype environment setup has been done in two phases. The first phase was done by setting up and testing in a virtual environment and the second phase was done by creating a WAN test environment.

“The cyberinfrastructure applications chosen for investigation and potential performance enhancement by DANCES include (1) SCP and GridFTP data transfers and (2) wide area distributed file system data transfers initiated by, and integrated with, job scheduling and resource management. In addition, SLASH2, the wide area distributed file system targeted for DANCES integration, natively supports scheduled remote file replication. Coupling the SLASH2native file transfer scheduling with the network bandwidth scheduling capability of DANCES increases the efficiency of both network and file system resources.

“The project set out to deploy a prototype environment to extend the TORQUE/Moab scheduling and management currently in use at several XSEDE supercomputing sites to support networking as a schedulable resource. The wide area distributed file systems selected for bandwidth scheduling integration were the XSEDE-wide File System built on IBM’s General Parallel File System (GPFS) and SLASH2 developed at Pittsburgh Supercomputing Center. Since the award of DANCES, XSEDE has decided to no longer support the XSEDE-wide file system based on GPFS and, therefore, DANCES modified its goals to test and prototype using GridFTP, SLASH2 and now SCP as the replacement for GPFS.”

Shown below is an early test DANCES WAN configuration:

DANCES-WAN-env

The authors note that Software Defined Networking has become broadly used terminology, including open and vendor proprietary protocols for network device control communication. Early in the project, OpenFlow was selected as the switch control protocol because it was the most widely deployed and supported, as well as being an open standard. DANCES team identified the version 1.3.0 specification as the minimum target for switch selection in order to provide for complex quality of service frameworks (e.g. rate limiting) that could be provided by implementation of the specification’s per-flow meters in section and per-port queues in section. The per-switch port buffer space was also an important consideration.

Product specifications from Arista, Brocade, Cisco, Dell, Noviflow, and Pica8 were assessed and determined not to “sufficiently meet all the selection criteria while remaining within the project budget.” Five OpenFlow switches were selected for field test, including an early-release Netronome Network Flow Processing Platform (NFPP-1U), a Juniper EX9204, a Juniper MX80-48T, an HP5920 (now HPE), and a Corsa DP6410, which was eventually selected for the project deployment.

Hazlewood expects that the SDN technology employed by DANCES may be adopted by major coordinated HPC networks such as XSEDE within the next five years, with more mainstream use in five to 10 years.

References

[i] Developing Applications with Networking Capabilities via End-to-End SDN (DANCES) project is a collaboration between The  University  of  Tennessee’s  National  Institute  for  Computational   Sciences (UT-NICS), Pittsburgh Supercomputing Center (PSC), Pennsylvania State University (Penn State), the National Center for Supercomputing Applications (NCSA), Texas Advanced Computing Center (TACC), Georgia Institute of Technology (Georgia Tech), the Extreme Science and Engineering Discovery Environment (XSEDE), and Internet2 to investigate and develop the ability to add network bandwidth scheduling via software- defined networking (SDN) programmability to selected cyberinfrastructure services and applications. DANCES, funded by the   National   Science   Foundation’s   Campus Cyberinfrastructure – Network Infrastructure and Engineering (CC-NIE) program award numbers 1341005, 1340953, and 1340981, has field tested five vendor network devices in order to determine which implements the DANCES requirements of the OpenFlow 1.3 standard to provide the network reservation and rate-limiting capability desired to implement the goals of DANCES.

[ii] Developing Applications with Networking Capabilities via End-to-End SDN

(DANCES), by Victor Hazlewood, Kathy Benninger, Greg Peterson, Jason Charcalla, Benny Sparks, Jesse Hanley, Andrew Adams, Bryan Learn, Robert Budden, Derek Simmel, Joseph Lappa, Jared Yanovich; http://www.psc.edu/images/news/XSEDE16-DANCES-final.pdf

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

URISC@SC17 and the #LongestLastMile

January 11, 2018

A multinational delegation recently attended the Understanding Risk in Shared CyberEcosystems workshop, or URISC@SC17, in Denver, Colorado. URISC participants and presenters from 11 countries, including eight African nations, 12 U.S. states, Canada, India and Nepal, also attended SC17, the annual international conference for high performance computing, networking, storage and analysis that drew nearly 13,000 attendees. Read more…

By Elizabeth Leake, STEM-Trek Nonprofit

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

Intel, Micron to Go Their Separate 3D NAND Ways

January 10, 2018

The announcement on Monday (Jan. 8) that Intel and Micron have decided to “update” – that is, end – their long-term joint development partnership for 3D NAND technology is nearly as interesting an exercise in pub Read more…

By Doug Black

HPE Extreme Performance Solutions

The Living Heart Project Wins Three Prestigious Awards for HPC Simulation

Imagine creating a treatment plan for a patient on the other side of the world, or testing a drug without ever putting subjects at risk. Read more…

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect application performance by 10-30 percent. The patch makes any call fro Read more…

By Rosemary Francis

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

The @hpcnotes Predictions for HPC in 2018

January 4, 2018

I’m not averse to making predictions about the world of High Performance Computing (and Supercomputing, Cloud, etc.) in person at conferences, meetings, causa Read more…

By Andrew Jones

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

Independent Hyperion Research Will Chart its Own Course

December 19, 2017

Hyperion Research, formerly the HPC research and consulting practice within IDC, has become an independent company with Earl Joseph, the long-time leader of the Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Leading Solution Providers

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Nvidia, Partners Announce Several V100 Servers

September 27, 2017

Here come the Volta 100-based servers. Nvidia today announced an impressive line-up of servers from major partners – Dell EMC, Hewlett Packard Enterprise, IBM Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This