DANCES with Big Data: Progress Update from XSEDE Meeting

By John Russell

July 22, 2016

Moving large datasets around HPC networks such as those of XSEDE is often challenging. While Internet2, the most commonly used backbone, is fast at 100GBS, local traffic to campuses often slows to 10GBS. At this week’s XSEDE meeting the DANCES (Developing Applications with Networking Capabilities via End-to-End SDN) project leaders reported first successful testing of hardware components needed as well as results of vendor bakeoff for switches.

The NSF-funded DANCES[i] project is intended to investigate and develop the ability to add network bandwidth scheduling via software- defined networking (SDN) programmability to selected cyberinfrastructure services and applications intended to develop a software/hardware infrastructure that speeds and smoothes high-speed traffic. The recent test involved transfer of “Big Data” between two XSEDE sites, the Pittsburgh Supercomputing Center (PSC) and the National Institute for Computational Sciences (NICS) at the University of Tennessee.

Victor Hazlewood
Victor Hazlewood

“If you think about [high-performance computing] users and their end-to-end workflow, they need to do it by breaking their projects into pieces,” says Victor Hazlewood of NICS, principal author of the peer-reviewed article accompanying the presentation. “One of these pieces inevitably involves moving data into and out of where researchers do their computation.”

Today’s research wide-area networks (WAN) are more a free-for-all than their compute and storage counterparts, which are scheduled and managed, according to Hazlewood. By design, the protocol software that regulates the network data flow treats all data packets as equal. When the networks are not crowded it’s like an empty freeway. When they are crowded, though, the situation becomes much like a convoy of buses getting broken apart by other traffic. For large datasets traveling across the WAN, that can mean slow movement or even failures to move the data completely in a reasonable amount of time.

DANCES DIAGRAM

Project leaders presented a DANCES progress update and their paper[ii] at the XSEDE. In addition to reviewing the technology investigated, the paper details the evaluation of several vendors for use in the project. Corsa Technology, a Canadian technology start-up, was selected. “We were … interested in devices that supported bandwidth reservation,” said coauthor Kathy Benninger of PSC. “Part of that has to do with adoption of the newest OpenFlow versions by switch vendors.”

OpenFlow 1.3, the latest commonly deployed version of the standard network communications interface, has features that support such bandwidth management. But the problem, Benninger explains, is that “compliance” with a given version of OpenFlow doesn’t require a particular network switch to support every facet of that version’s specification. The researchers had to test a number of switch products, eventually choosing the Corsa DP6410 as most fully compatible with the DANCES requirements, successfully testing the combination in a number of data-transfer scenarios between PSC and NICS. Next, the group plans to test the full set of end-to-end system functions that will be needed to support real data transfers by XSEDE users.

Here’s an excerpt from the paper describing target device and application characteristics:

“The SDN capabilities would be provided by a network device that implements OpenFlow 1.3 including per-flow meters and per-port queuing required by DANCES. The bandwidth control and scheduling capability will be used to mitigate congestion – induced throughput problems on end site networks. The prototype environment setup has been done in two phases. The first phase was done by setting up and testing in a virtual environment and the second phase was done by creating a WAN test environment.

“The cyberinfrastructure applications chosen for investigation and potential performance enhancement by DANCES include (1) SCP and GridFTP data transfers and (2) wide area distributed file system data transfers initiated by, and integrated with, job scheduling and resource management. In addition, SLASH2, the wide area distributed file system targeted for DANCES integration, natively supports scheduled remote file replication. Coupling the SLASH2native file transfer scheduling with the network bandwidth scheduling capability of DANCES increases the efficiency of both network and file system resources.

“The project set out to deploy a prototype environment to extend the TORQUE/Moab scheduling and management currently in use at several XSEDE supercomputing sites to support networking as a schedulable resource. The wide area distributed file systems selected for bandwidth scheduling integration were the XSEDE-wide File System built on IBM’s General Parallel File System (GPFS) and SLASH2 developed at Pittsburgh Supercomputing Center. Since the award of DANCES, XSEDE has decided to no longer support the XSEDE-wide file system based on GPFS and, therefore, DANCES modified its goals to test and prototype using GridFTP, SLASH2 and now SCP as the replacement for GPFS.”

Shown below is an early test DANCES WAN configuration:

DANCES-WAN-env

The authors note that Software Defined Networking has become broadly used terminology, including open and vendor proprietary protocols for network device control communication. Early in the project, OpenFlow was selected as the switch control protocol because it was the most widely deployed and supported, as well as being an open standard. DANCES team identified the version 1.3.0 specification as the minimum target for switch selection in order to provide for complex quality of service frameworks (e.g. rate limiting) that could be provided by implementation of the specification’s per-flow meters in section and per-port queues in section. The per-switch port buffer space was also an important consideration.

Product specifications from Arista, Brocade, Cisco, Dell, Noviflow, and Pica8 were assessed and determined not to “sufficiently meet all the selection criteria while remaining within the project budget.” Five OpenFlow switches were selected for field test, including an early-release Netronome Network Flow Processing Platform (NFPP-1U), a Juniper EX9204, a Juniper MX80-48T, an HP5920 (now HPE), and a Corsa DP6410, which was eventually selected for the project deployment.

Hazlewood expects that the SDN technology employed by DANCES may be adopted by major coordinated HPC networks such as XSEDE within the next five years, with more mainstream use in five to 10 years.

References

[i] Developing Applications with Networking Capabilities via End-to-End SDN (DANCES) project is a collaboration between The  University  of  Tennessee’s  National  Institute  for  Computational   Sciences (UT-NICS), Pittsburgh Supercomputing Center (PSC), Pennsylvania State University (Penn State), the National Center for Supercomputing Applications (NCSA), Texas Advanced Computing Center (TACC), Georgia Institute of Technology (Georgia Tech), the Extreme Science and Engineering Discovery Environment (XSEDE), and Internet2 to investigate and develop the ability to add network bandwidth scheduling via software- defined networking (SDN) programmability to selected cyberinfrastructure services and applications. DANCES, funded by the   National   Science   Foundation’s   Campus Cyberinfrastructure – Network Infrastructure and Engineering (CC-NIE) program award numbers 1341005, 1340953, and 1340981, has field tested five vendor network devices in order to determine which implements the DANCES requirements of the OpenFlow 1.3 standard to provide the network reservation and rate-limiting capability desired to implement the goals of DANCES.

[ii] Developing Applications with Networking Capabilities via End-to-End SDN

(DANCES), by Victor Hazlewood, Kathy Benninger, Greg Peterson, Jason Charcalla, Benny Sparks, Jesse Hanley, Andrew Adams, Bryan Learn, Robert Budden, Derek Simmel, Joseph Lappa, Jared Yanovich; http://www.psc.edu/images/news/XSEDE16-DANCES-final.pdf

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel 7nm GPU on Roadmap for 2021, OneAPI Coming This Year

May 8, 2019

At Intel's investor meeting today in Santa Clara, Calif., the company filled in details of its roadmap and product launch plans and sought to allay concerns about delays of its 10nm chips. In laying out its 10nm and 7nm timelines, Intel revealed that its first 7nm product would be... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This