DANCES with Big Data: Progress Update from XSEDE Meeting

By John Russell

July 22, 2016

Moving large datasets around HPC networks such as those of XSEDE is often challenging. While Internet2, the most commonly used backbone, is fast at 100GBS, local traffic to campuses often slows to 10GBS. At this week’s XSEDE meeting the DANCES (Developing Applications with Networking Capabilities via End-to-End SDN) project leaders reported first successful testing of hardware components needed as well as results of vendor bakeoff for switches.

The NSF-funded DANCES[i] project is intended to investigate and develop the ability to add network bandwidth scheduling via software- defined networking (SDN) programmability to selected cyberinfrastructure services and applications intended to develop a software/hardware infrastructure that speeds and smoothes high-speed traffic. The recent test involved transfer of “Big Data” between two XSEDE sites, the Pittsburgh Supercomputing Center (PSC) and the National Institute for Computational Sciences (NICS) at the University of Tennessee.

Victor Hazlewood
Victor Hazlewood

“If you think about [high-performance computing] users and their end-to-end workflow, they need to do it by breaking their projects into pieces,” says Victor Hazlewood of NICS, principal author of the peer-reviewed article accompanying the presentation. “One of these pieces inevitably involves moving data into and out of where researchers do their computation.”

Today’s research wide-area networks (WAN) are more a free-for-all than their compute and storage counterparts, which are scheduled and managed, according to Hazlewood. By design, the protocol software that regulates the network data flow treats all data packets as equal. When the networks are not crowded it’s like an empty freeway. When they are crowded, though, the situation becomes much like a convoy of buses getting broken apart by other traffic. For large datasets traveling across the WAN, that can mean slow movement or even failures to move the data completely in a reasonable amount of time.

DANCES DIAGRAM

Project leaders presented a DANCES progress update and their paper[ii] at the XSEDE. In addition to reviewing the technology investigated, the paper details the evaluation of several vendors for use in the project. Corsa Technology, a Canadian technology start-up, was selected. “We were … interested in devices that supported bandwidth reservation,” said coauthor Kathy Benninger of PSC. “Part of that has to do with adoption of the newest OpenFlow versions by switch vendors.”

OpenFlow 1.3, the latest commonly deployed version of the standard network communications interface, has features that support such bandwidth management. But the problem, Benninger explains, is that “compliance” with a given version of OpenFlow doesn’t require a particular network switch to support every facet of that version’s specification. The researchers had to test a number of switch products, eventually choosing the Corsa DP6410 as most fully compatible with the DANCES requirements, successfully testing the combination in a number of data-transfer scenarios between PSC and NICS. Next, the group plans to test the full set of end-to-end system functions that will be needed to support real data transfers by XSEDE users.

Here’s an excerpt from the paper describing target device and application characteristics:

“The SDN capabilities would be provided by a network device that implements OpenFlow 1.3 including per-flow meters and per-port queuing required by DANCES. The bandwidth control and scheduling capability will be used to mitigate congestion – induced throughput problems on end site networks. The prototype environment setup has been done in two phases. The first phase was done by setting up and testing in a virtual environment and the second phase was done by creating a WAN test environment.

“The cyberinfrastructure applications chosen for investigation and potential performance enhancement by DANCES include (1) SCP and GridFTP data transfers and (2) wide area distributed file system data transfers initiated by, and integrated with, job scheduling and resource management. In addition, SLASH2, the wide area distributed file system targeted for DANCES integration, natively supports scheduled remote file replication. Coupling the SLASH2native file transfer scheduling with the network bandwidth scheduling capability of DANCES increases the efficiency of both network and file system resources.

“The project set out to deploy a prototype environment to extend the TORQUE/Moab scheduling and management currently in use at several XSEDE supercomputing sites to support networking as a schedulable resource. The wide area distributed file systems selected for bandwidth scheduling integration were the XSEDE-wide File System built on IBM’s General Parallel File System (GPFS) and SLASH2 developed at Pittsburgh Supercomputing Center. Since the award of DANCES, XSEDE has decided to no longer support the XSEDE-wide file system based on GPFS and, therefore, DANCES modified its goals to test and prototype using GridFTP, SLASH2 and now SCP as the replacement for GPFS.”

Shown below is an early test DANCES WAN configuration:

DANCES-WAN-env

The authors note that Software Defined Networking has become broadly used terminology, including open and vendor proprietary protocols for network device control communication. Early in the project, OpenFlow was selected as the switch control protocol because it was the most widely deployed and supported, as well as being an open standard. DANCES team identified the version 1.3.0 specification as the minimum target for switch selection in order to provide for complex quality of service frameworks (e.g. rate limiting) that could be provided by implementation of the specification’s per-flow meters in section and per-port queues in section. The per-switch port buffer space was also an important consideration.

Product specifications from Arista, Brocade, Cisco, Dell, Noviflow, and Pica8 were assessed and determined not to “sufficiently meet all the selection criteria while remaining within the project budget.” Five OpenFlow switches were selected for field test, including an early-release Netronome Network Flow Processing Platform (NFPP-1U), a Juniper EX9204, a Juniper MX80-48T, an HP5920 (now HPE), and a Corsa DP6410, which was eventually selected for the project deployment.

Hazlewood expects that the SDN technology employed by DANCES may be adopted by major coordinated HPC networks such as XSEDE within the next five years, with more mainstream use in five to 10 years.

References

[i] Developing Applications with Networking Capabilities via End-to-End SDN (DANCES) project is a collaboration between The  University  of  Tennessee’s  National  Institute  for  Computational   Sciences (UT-NICS), Pittsburgh Supercomputing Center (PSC), Pennsylvania State University (Penn State), the National Center for Supercomputing Applications (NCSA), Texas Advanced Computing Center (TACC), Georgia Institute of Technology (Georgia Tech), the Extreme Science and Engineering Discovery Environment (XSEDE), and Internet2 to investigate and develop the ability to add network bandwidth scheduling via software- defined networking (SDN) programmability to selected cyberinfrastructure services and applications. DANCES, funded by the   National   Science   Foundation’s   Campus Cyberinfrastructure – Network Infrastructure and Engineering (CC-NIE) program award numbers 1341005, 1340953, and 1340981, has field tested five vendor network devices in order to determine which implements the DANCES requirements of the OpenFlow 1.3 standard to provide the network reservation and rate-limiting capability desired to implement the goals of DANCES.

[ii] Developing Applications with Networking Capabilities via End-to-End SDN

(DANCES), by Victor Hazlewood, Kathy Benninger, Greg Peterson, Jason Charcalla, Benny Sparks, Jesse Hanley, Andrew Adams, Bryan Learn, Robert Budden, Derek Simmel, Joseph Lappa, Jared Yanovich; http://www.psc.edu/images/news/XSEDE16-DANCES-final.pdf

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Cray Completes ClusterStor Deal, Sunsets Sonexion Brand

September 25, 2017

Having today completed the transaction and strategic partnership with Seagate announced back in July, Cray is now home to the ClusterStor line and will be sunsetting the Sonexion brand. This is not an acquisition; the ClusterStor assets are transferring from Seagate to Cray (minus the Seagate ClusterStor IBM Spectrum Scale product) and Cray is taking over support and maintenance for the entire ClusterStor base. Read more…

By Tiffany Trader

China’s TianHe-2A will Use Proprietary Accelerator and Boast 94 Petaflops Peak

September 25, 2017

The details of China’s upgrade to TianHe-2 (MilkyWay-2) – now TianHe-2A – were revealed last week at the Third International High Performance Computing Forum (IHPCF2017) in China. The TianHe-2A will use a proprieta Read more…

By John Russell

SC17 Preview: Invited Talk Lineup Includes Gordon Bell, Paul Messina and Many Others

September 25, 2017

With the addition of esteemed supercomputing pioneer Gordon Bell to its invited talk lineup, SC17 now boasts a total of 12 invited talks on its agenda. As SC explains, "Invited Talks are a premier component of the SC Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue’s max capacity and doubling 2016 attendee numbers), the one Read more…

By Tiffany Trader

Cray Completes ClusterStor Deal, Sunsets Sonexion Brand

September 25, 2017

Having today completed the transaction and strategic partnership with Seagate announced back in July, Cray is now home to the ClusterStor line and will be sunsetting the Sonexion brand. This is not an acquisition; the ClusterStor assets are transferring from Seagate to Cray (minus the Seagate ClusterStor IBM Spectrum Scale product) and Cray is taking over support and maintenance for the entire ClusterStor base. Read more…

By Tiffany Trader

China’s TianHe-2A will Use Proprietary Accelerator and Boast 94 Petaflops Peak

September 25, 2017

The details of China’s upgrade to TianHe-2 (MilkyWay-2) – now TianHe-2A – were revealed last week at the Third International High Performance Computing Fo Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

  • arrow
  • Click Here for More Headlines
  • arrow
Share This