IBM Advances Against x86 with Power9

By Tiffany Trader

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Built on GlobalFoundries 14nm finFET process technology, Power9 will be the centerpiece in Power-based servers starting in the second half of 2017. The highlight of the release is a brand new core and chip architecture that IBM has optimized for technical/HPC workloads, hyperscale, analytics and machine learning applications.

Although system availability hasn’t been announced yet, IBM has already landed a major win for its forthcoming Power9 platform. Back in November 2014, IBM, Mellanox and Nvidia were tapped to provide the DOE with two ~200-petaflops machines: Summit and Sierra. The $325 million contract specifies that the machines will employ Power9 CPUs and Volta GPUs when they come online next year.

IBM also has buy-in from Google, no small proof point in an era when hyperscalers exert substantial influence on the market. At the 2016 OpenPower Summit, Google said that the majority of its infrastructure had been ported to Power and that for most Googlers, enabling Power is a matter of a config change. Google is also working with Rackspace on a Power9 server, called Zaius, a design that will then be submitted to the Open Compute Project.

Without referencing specific customers or OpenPower partners, IBM indicated that chip-level derivatives based on Power9 could potentially be out in the 2018-2019 timeframe. A non-IBM Power8 chip was announced last year for the Chinese market. The CP1 was made by Suzhou PowerCore and was incorporated into Zoom Netcom’s RedPower C210 server.

Out of the gate, the Power9 family includes four different chip variations, targeting single and two-socket scale-out servers in commodity form factors and performance-optimized multi-socket scale-up servers. (IBM servers will start above $6,000, but other server manufacturers are free to offer lower-cost systems.) The scale out model will use direct attached memory with up to eight DDR4 ports, providing up to 120 GB/s of sustained bandwidth. The scale up designs use eight buffered channels, offering up to 230 GB/s of sustained bandwidth, and a greater number of SMP links to facilitate a larger SMP computer. The IBM Centaur memory buffer chips implemented in the scale-up models have L4 caches on board, providing low latency out of the L4 cache.

“It’s a tradeoff for the two different kinds of systems,” said Bill Starke, IBM distinguished engineer, Power Systems Memory Hierarchy and SMP Architecture at IBM. “With the scale-up you really get that extreme capacity up to practically 8 TB per socket and the strongest memory bandwidth – and back on the scale-out getting nice low latency, strong bandwidth across eight channels of DDR4 and of course getting the nice packaging solution of having the direct-attached memory.”

For both the scale-up and scale-out models, there are 24-core and 12-core variants.

“We either have 24 SMT4 cores or 12 SMT8 cores,” said Brian Thompto, senior technical staff member for POWER Processor Design at IBM, “our reasoning here was we wanted to hit all of the different customer optimization points – we wanted the 24 cores for good core-level virtualization granularity for the scale-out ecosystem datacenter space, the cloud space, and we wanted the 12 really strong SMT8 cores to provide larger partitions that fit very well with our customer needs for AIX and IPMI workloads running a type of RVM.”

In keeping with its mission to enable accelerated and heterogeneous compute solutions, Power9 also includes some new signaling capabilities and protocols that bring the CPU and various accelerators closer together with access to memory.

“The acceleration capabilities that we are introducing they are not only enabling very strong CPU-GPU interaction and coupling; in addition to that they’re enabling a broad range of accelerators for highly-differentiated heterogeneous compute solutions,” said Thompto.

IBM Power9 acceleration slide Hot-Chips

The above slide from IBM depicts how the Power9 CPU enables connectivity to a range of accelerators – Nvidia GPUs, ASICs, FPGAs, and PCIe-connected devices — using an array of interfaces. In addition to supporting PCIe Gen4, the CPU will employ NVLink 2.0, CAPI 2.0, and the successor to CAPI 2.0, currently being called New CAPI, ahead of an official naming.

“With CAPI 2.0 [over PCIe Gen4 x48 lanes], we not only run it over pins that run twice as fast but also run it over twice as many signals so you get an overall 4x bandwidth increase for that attach,” said Starke.

He added that IBM wasn’t content to stop at PCIe industry-standard protocols, hence the decision to implement a 48-lane 25 Gb/s accelerator-attach bus to further boost bandwidth and lower latency. The 25 Gb/s interconnect will power NVLink 2.0 as well as New CAPI, and will provide 300 Gb/s duplex bandwidth, said to be a 7x-10x improvement over PCIe Gen3 x16.

IBM Power9 accelerator bandwidth Hot Chips 1200x

With its latest microarchitecture, IBM is reporting improved efficiency of its processor pipeline. Said Thompto, “The new design shortens fetch to compute by five cycles and if you look at completion — when we’re able to retire instructions — our fixed point total pipe from fetch to complete reduced by a similar number of cycles, five, and floating point actually reduced by eight cycles so we keep the instructions resident in the pipe less long, we’re able to better utilize our pipe and we get a lot of efficiency out of this as well.”

The Power9 family of chips are the first to implement the Power ISA 3.0, released by the OpenPower foundation. Notably the silicon has support for 128-bit IEEE 754 Quad-Precision Float, which will give IBM the distinction of having the first quadruple-precision hardware implementation. Each SMT4 processor has a full 128-bit quad-precision floating point precision engine, while each SMT8 processor has two of these engines since they are supporting twice as many threads. The wider precision will be a boon for certain financial and security workloads.

The Power9 chips also support half-precision float conversion, optimized for accelerator bandwidth and data exchange. IBM doesn’t see the need to implement half-precision floating point computation, a la Nvidia’s Pascal architecture and (likely) the forthcoming Intel Knights Mill Phi, because in their approach, workloads that can benefit from the higher FLOPS enabled by FP16 will be getting them from the GPU or another accelerator.

Takeaway: While rival Intel is championing a big silicon approach for its x86 chips, IBM, along with CORAL partners Nvidia and Mellanox, believes the best way forward is to move work off the processor using accelerators and other intelligence offloading implementations.

“As we’re moving into the post-Moore’s law era, you can’t just turn the crank and make the general-purpose processor faster,” said Starke. “It’s our believe that you’re going to see more and more specialized silicon. That can be in the form of on-chip acceleration, but as you can see from our approach, we tend to believe it’s more flexible and deployable with off-chip acceleration. Obviously it requires extreme bandwidth, low-latency, and tight integration with your main processor complex, but that’s where we see the future of computing going and you see us putting very strong investments in these directions.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, code-named Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from its predecessors, including the red-hot H100 and A100 GPUs. Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. While Nvidia may not spring to mind when thinking of the quant Read more…

2024 Winter Classic: Meet the HPE Mentors

March 18, 2024

The latest installment of the 2024 Winter Classic Studio Update Show features our interview with the HPE mentor team who introduced our student teams to the joys (and potential sorrows) of the HPL (LINPACK) and accompany Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the field was normalized for boys in 1969 when the Apollo 11 missi Read more…

Apple Buys DarwinAI Deepening its AI Push According to Report

March 14, 2024

Apple has purchased Canadian AI startup DarwinAI according to a Bloomberg report today. Apparently the deal was done early this year but still hasn’t been publicly announced according to the report. Apple is preparing Read more…

Survey of Rapid Training Methods for Neural Networks

March 14, 2024

Artificial neural networks are computing systems with interconnected layers that process and learn from data. During training, neural networks utilize optimization algorithms to iteratively refine their parameters until Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, code-named Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Survey of Rapid Training Methods for Neural Networks

March 14, 2024

Artificial neural networks are computing systems with interconnected layers that process and learn from data. During training, neural networks utilize optimizat Read more…

PASQAL Issues Roadmap to 10,000 Qubits in 2026 and Fault Tolerance in 2028

March 13, 2024

Paris-based PASQAL, a developer of neutral atom-based quantum computers, yesterday issued a roadmap for delivering systems with 10,000 physical qubits in 2026 a Read more…

India Is an AI Powerhouse Waiting to Happen, but Challenges Await

March 12, 2024

The Indian government is pushing full speed ahead to make the country an attractive technology base, especially in the hot fields of AI and semiconductors, but Read more…

Charles Tahan Exits National Quantum Coordination Office

March 12, 2024

(March 1, 2024) My first official day at the White House Office of Science and Technology Policy (OSTP) was June 15, 2020, during the depths of the COVID-19 loc Read more…

AI Bias In the Spotlight On International Women’s Day

March 11, 2024

What impact does AI bias have on women and girls? What can people do to increase female participation in the AI field? These are some of the questions the tech Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Analyst Panel Says Take the Quantum Computing Plunge Now…

November 27, 2023

Should you start exploring quantum computing? Yes, said a panel of analysts convened at Tabor Communications HPC and AI on Wall Street conference earlier this y Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Training of 1-Trillion Parameter Scientific AI Begins

November 13, 2023

A US national lab has started training a massive AI brain that could ultimately become the must-have computing resource for scientific researchers. Argonne N Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire