Intel’s Fryman: “It’s not that we love CMOS; it’s the only real choice.”

By John Russell

September 1, 2016

Forget for a moment the prevailing high anxiety over Moore’s law’s fate. In the near-term – which could easily mean a decade – CMOS will remain the only viable, volume technology driving computing. Pursue alternatives? Of course, urged Josh Fryman, principal engineer and engineering manager, Intel. But more can and must be done to advance CMOS-based architecture and Intel, not surprisingly, has a few ideas.

Fryman was one of three speakers scanning the horizon at ISC2016’s Scaling Beyond the End of Moore’s Law session. It was fascinating conversation covering quantum computing, neuromorphic computing, and today’s workhorse, CMOS.

Damian Steiger, a researcher at the Platform for Advanced Scientific Computing and the Institute for Theoretical Physics of ETH Zurich, tackled quantum computing. Figuring out how to actually implement quantum computing and identifying killer quantum applications to attract needed funding formed much of his talk. He had three applications in mind although wasn’t especially optimistic we’ll see useful quantum computers anytime soon with the possible exception of government-funded efforts aimed at decrypting RSA.

Karheinz Meier from the Human Brain Project tackled neuromorphic computing. Here, the near-term future seems brighter. Meier expects the recent availability of three large-scale neuromorphic computing systems for application development to push progress more quickly. (See HPCwire article, Think Fast – Is Neuromorphic Computing Set to Leap Forward?)

It fell to Fryman, the opening speaker, to remind everyone that as promising as many new directional efforts look, it takes years to work out the bugs and turn a new technology into a large-scale manufacturing-friendly process. Interestingly, according to Fryman, advancing CMOS will mostly involve reviving old ideas that were problematic in the past but are unavoidable now. It will also require thinking far more holistically about how hardware and software play together.

Josh Fryman, Intel
Josh Fryman, Intel

“We need to find the Neo of the next generation [computational technology],” agreed Fryman, referring to the protagonist in the film, The Matrix, whose abilities jumped over those around him, “but once you find it, once you work out the techniques, you still have a long haul to make it something we could use, something viable for mass production.

“Until then what are we going to do? The short answer is CMOS is going to continue. It’s not because it is necessarily the best technology, it’s not because we particularly like it and adore it, it’s because we have no choice to keep everything moving forward.”

In setting the context for his talk, Fryman emphasized it’s important to remember that Moore’s law is a business statement not a technology law. That said, Moore’s law has become a surrogate for many things, including the pace of semiconductor technology advance. Its current “difficulties” (Dennard scaling, et al.) have, of course, been widely discussed with Intel holding strong against the growing opinion that Moore’s law’s days are numbered. (See HPCwire article, Moore’s Law – Not Dead – and Intel’s Use of HPC to Keep it Alive)

Fryman noted the classic recipe for engineers to achieve Moore’s law for transistors has been “to scale your dimensions, to scale your supply, and you’re done. You just keep turning the crank on this over and over. The running joke is years ago in the fab we used just a handful of elements in the periodic table. Today we use just about all of the elements except for a handful to get the same job done. [But at the end of the day] it’s still just a recipe.”

From an engineering perspective, what happens when the recipe fails? Fryman briefly reminded the audience that change is hardly new in electronics but that a few common underlying characteristics have been necessary for progress.

“If you look at the evolution of electronics, moving from mechanical to electromechanical, to vacuums tubes, to bipolar, to NMOS, to PMOS, and ultimately CMOS, and now you have this questions about what is coming. If you look at the trend line historically, each of the crossings is defined by having three basic components. You have to have gain; signal to noise control; and scalability, although scalability is really an overused term. What does it really mean? You’re talking about three dimensions: performance, energy, and pricing. These are the three fundamentals for something to actually be a viable technology and it needs to be ‘friendly to high volume manufacturing.’”

Intel KNL Phi die shot
Intel KNL Phi die shot

As there is no obvious technology to replace CMOS now, the focus must be on how to use what we know. This is doable, maintains Fryman, but will require rethinking existing approaches and in some instances re-learning old lessons. He said a trio of strategies will drive advances in underlying CMOS and compute architectures.

  • Remove waste to reclaim efficiency. Die area, for example, has ballooned to accommodate accumulating features such as pipelines, onchip floating point, out-of-order execution, etc. In many cases performance, and in most cases power consumption, have suffered. Review of accumulated features with an eye towards simplification and elimination will play a role.
  • Use known techniques. Over the years, lots of manufacturing and chip design approaches have been tried and tested and well characterized, including their drawbacks, “but people wanted to avoid them because they were considered hard at some level, too hard to program, to hard to use, too hard to design. But when you are running out of other knobs [to adjust] these are not as hard anymore.”
  • Multidisciplinary solutions. Tackling physical manufacturing problems will only work so far; offloading or streamlining performance and tracking Moore’s law will require blended software, hardware, and manufacturing processes.

Far from pessimistic Fryman believes making further progress using these techniques is do-able, if challenging, and offered a few directional examples including one on handling resiliency at small feature size.

“Everybody is worried that once you get down to 7 nm you are going to have higher variability and failures and what am I going to do about it. There are two ways to look at it. There are reactive measures, so if something fails, an ECC failure, a soft upset, what am I going to do about it? I’ll have to react, I’ll have to kill, I’ll have to restart,” said Fryman.

“There’s also the proactive side which is I am going to plan ahead for this future and I am going to design my system in software and the hardware level to periodically check itself, to check if I am leading to a failure situation should I bring down my voltage, should I migrate work away from something.

“From a user experience. I have a classic software layer. I’ve got run time sitting on top of hardware, how does that interact with the entire stack. I’ve got user codes. I’ve got runtimes. I’ve got programming support tools. All these things need to be aware of the underlying assumptions in the system,” he said.

Power management is another area likely to involve tighter links between software and hardware. He cited work from a Polaris test chip in the 2006-2007 timeframe. “I can look at fine grained power management techniques. This is another known technique that’s way beyond clock handling. There are 21 dynamic sleeper readings in the actual tile, a whole bunch of tiles on the die, and you let the system turn the tiles on and off in the sleep state, which give a significant energy savings.”

Fryman again emphasized this is known technique but it’s hard do because it extends beyond hardware and has software implications: how do you structure your code, how do you know when you can take advantage of something like this, etc.

“We are going to have to start thinking outside the box and [in many instances] go back to existing techniques and say so, do we really need cache coherency across an entire machine. Maybe not. Do we really need cache coherency across 1000 cores on a die or 100 cores on a die, probably not. Are we willing to take the complexity from software for a simpler more efficient, more scalable hardware? Really what I am saying moving forward is we need to take your heads out of the sand, pardon the pun, and rethink what we have been doing,” he said.

Fryman says the industry is moving into another era that he calls “the disaggregation of the datacenter.” In a fully connected model, he said, there is “no system you can design that can get the bandwidth.” More and more compute will push out to the edges and “it will look different and this is where machine learning an other algorithms come in and neuromorphic might be a big deal. I see the industry not as stagnant but going through this shift to the edge, which is a very different design point than the classic PC or tablet.”

The Intel engineer was careful not to reveal too much, “Eventually turning the knob on transistors, as we have been doing, will not work. When that is is highly debatable, which is why I chuckle. I’m not supposed to talk about post 7 nm but I can simply say it’s actively being looked into.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

ASC18: Final Results Revealed & Wrapped Up

May 17, 2018

It was an exciting week at ASC18 in Nanyang, China. The student teams braved extreme heat, extremely difficult applications, and extreme competition in order to cross the cluster competition finish line. The gala awards ceremony took place on Wednesday. The auditorium was packed with student teams, various dignitaries, the media, and other interested parties. So what happened? Read more…

By Dan Olds

ASC18: Tough Applications & Tough Luck

May 17, 2018

The applications at the ASC18 Student Cluster Competition were tough. Tougher than the $3.99 steak special at your local greasy spoon restaurant. The apps are so tough that even Chuck Norris backs away from them slowly. Read more…

By Dan Olds

Spring Meetings Underscore Quantum Computing’s Rise

May 17, 2018

The month of April 2018 saw four very important and interesting meetings to discuss the state of quantum computing technologies, their potential impacts, and the technology challenges ahead. These discussions happened in Read more…

By Alex R. Larzelere

HPE Extreme Performance Solutions

HPC and AI Convergence is Accelerating New Levels of Intelligence

Data analytics is the most valuable tool in the digital marketplace – so much so that organizations are employing high performance computing (HPC) capabilities to rapidly collect, share, and analyze endless streams of data. Read more…

IBM Accelerated Insights

Mastering the Big Data Challenge in Cognitive Healthcare

Patrick Chain, genomics researcher at Los Alamos National Laboratory, posed a question in a recent blog: What if a nurse could swipe a patient’s saliva and run a quick genetic test to determine if the patient’s sore throat was caused by a cold virus or a bacterial infection? Read more…

Quantum Network Hub Opens in Japan

May 17, 2018

Following on the launch of its Q Commercial quantum network last December with 12 industrial and academic partners, the official Japanese hub at Keio University is now open to facilitate the exploration of quantum applications important to science and business. The news comes a week after IBM announced that North Carolina State University was the first U.S. university to join its Q Network. Read more…

By Tiffany Trader

ASC18: Final Results Revealed & Wrapped Up

May 17, 2018

It was an exciting week at ASC18 in Nanyang, China. The student teams braved extreme heat, extremely difficult applications, and extreme competition in order to cross the cluster competition finish line. The gala awards ceremony took place on Wednesday. The auditorium was packed with student teams, various dignitaries, the media, and other interested parties. So what happened? Read more…

By Dan Olds

Spring Meetings Underscore Quantum Computing’s Rise

May 17, 2018

The month of April 2018 saw four very important and interesting meetings to discuss the state of quantum computing technologies, their potential impacts, and th Read more…

By Alex R. Larzelere

Quantum Network Hub Opens in Japan

May 17, 2018

Following on the launch of its Q Commercial quantum network last December with 12 industrial and academic partners, the official Japanese hub at Keio University is now open to facilitate the exploration of quantum applications important to science and business. The news comes a week after IBM announced that North Carolina State University was the first U.S. university to join its Q Network. Read more…

By Tiffany Trader

Democratizing HPC: OSC Releases Version 1.3 of OnDemand

May 16, 2018

Making HPC resources readily available and easier to use for scientists who may have less HPC expertise is an ongoing challenge. Open OnDemand is a project by t Read more…

By John Russell

PRACE 2017 Annual Report: Exascale Aspirations; Industry Collaboration; HPC Training

May 15, 2018

The Partnership for Advanced Computing in Europe (PRACE) today released its annual report showcasing 2017 activities and providing a glimpse into thinking about Read more…

By John Russell

US Forms AI Brain Trust

May 11, 2018

Amid calls for a U.S. strategy for promoting AI development, the Trump administration is forming a senior-level panel to help coordinate government and industry research efforts. The Select Committee on Artificial Intelligence was announced Thursday (May 10) during a White House summit organized by the Office of Science and Technology Policy (OSTP). Read more…

By George Leopold

Emerging Advanced Scale Tech Trends Focus of Annual Tabor Conference

May 9, 2018

At Tabor Communications' annual Advanced Scale Forum (ASF) held this week in Austin, the focus was on enterprise adoption of HPC-class technologies and high performance data analytics (HPDA). It’s a confab that brings together end users (CIOs, IT planners, department heads) and vendors and encourages... Read more…

By the Editorial Team

Google I/O 2018: AI Everywhere; TPU 3.0 Delivers 100+ Petaflops but Requires Liquid Cooling

May 9, 2018

All things AI dominated discussion at yesterday’s opening of Google’s I/O 2018 developers meeting covering much of Google's near-term product roadmap. The e Read more…

By John Russell

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

How the Cloud Is Falling Short for HPC

March 15, 2018

The last couple of years have seen cloud computing gradually build some legitimacy within the HPC world, but still the HPC industry lies far behind enterprise I Read more…

By Chris Downing

Russian Nuclear Engineers Caught Cryptomining on Lab Supercomputer

February 12, 2018

Nuclear scientists working at the All-Russian Research Institute of Experimental Physics (RFNC-VNIIEF) have been arrested for using lab supercomputing resources to mine crypto-currency, according to a report in Russia’s Interfax News Agency. Read more…

By Tiffany Trader

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Deep Learning at 15 PFlops Enables Training for Extreme Weather Identification at Scale

March 19, 2018

Petaflop per second deep learning training performance on the NERSC (National Energy Research Scientific Computing Center) Cori supercomputer has given climate Read more…

By Rob Farber

AI Cloud Competition Heats Up: Google’s TPUs, Amazon Building AI Chip

February 12, 2018

Competition in the white hot AI (and public cloud) market pits Google against Amazon this week, with Google offering AI hardware on its cloud platform intended Read more…

By Doug Black

Leading Solution Providers

US Plans $1.8 Billion Spend on DOE Exascale Supercomputing

April 11, 2018

On Monday, the United States Department of Energy announced its intention to procure up to three exascale supercomputers at a cost of up to $1.8 billion with th Read more…

By Tiffany Trader

Lenovo Unveils Warm Water Cooled ThinkSystem SD650 in Rampup to LRZ Install

February 22, 2018

This week Lenovo took the wraps off the ThinkSystem SD650 high-density server with third-generation direct water cooling technology developed in tandem with par Read more…

By Tiffany Trader

HPC and AI – Two Communities Same Future

January 25, 2018

According to Al Gara (Intel Fellow, Data Center Group), high performance computing and artificial intelligence will increasingly intertwine as we transition to Read more…

By Rob Farber

Google Chases Quantum Supremacy with 72-Qubit Processor

March 7, 2018

Google pulled ahead of the pack this week in the race toward "quantum supremacy," with the introduction of a new 72-qubit quantum processor called Bristlecone. Read more…

By Tiffany Trader

HPE Wins $57 Million DoD Supercomputing Contract

February 20, 2018

Hewlett Packard Enterprise (HPE) today revealed details of its massive $57 million HPC contract with the U.S. Department of Defense (DoD). The deal calls for HP Read more…

By Tiffany Trader

CFO Steps down in Executive Shuffle at Supermicro

January 31, 2018

Supermicro yesterday announced senior management shuffling including prominent departures, the completion of an audit linked to its delayed Nasdaq filings, and Read more…

By John Russell

Deep Learning Portends ‘Sea Change’ for Oil and Gas Sector

February 1, 2018

The billowing compute and data demands that spurred the oil and gas industry to be the largest commercial users of high-performance computing are now propelling Read more…

By Tiffany Trader

Nvidia Ups Hardware Game with 16-GPU DGX-2 Server and 18-Port NVSwitch

March 27, 2018

Nvidia unveiled a raft of new products from its annual technology conference in San Jose today, and despite not offering up a new chip architecture, there were still a few surprises in store for HPC hardware aficionados. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This