Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new.

But first, a few definitions. A vector instruction is an SIMD instruction, Single Instruction Multiple Data. A vector instruction refers to vector registers where multiple data resides. For example, a Cray-1’s vector register contained up to 64 64-bit double-precision floating point numbers. The Cray-1 had eight of these registers. Many operations, for example: add and multiply can be issued to add or multiply two vector registers and place the result in a third vector register.

Vectors Become New

In 1976 Cray Research and Seymour Cray created the Cray-1, the first commercially successful supercomputer with vector instructions. The first Cray-1 was delivered to Los Alamos National Laboratory. There had been other vector computers before: The University of Illinois’s ILLIAC IV, Texas Instruments Advanced Scientific Computer (ASC), and Control Data Corporation’s STAR-100. But none of these was a commercial success. With the Cray-1, vector technology became mainstream in the supercomputer world. Compilers were developed to automatically vectorize loops.

The Cray-1 did not have a cache. The vector registers were the computational “way stations” between memory and the functional units. The functional units computed the mathematical operations – for example, add and multiply.

The vector instructions made good sense. They improved performance, were simple, reduced instruction encoding, reduced the calculation of addresses, and reduced instruction cache misses. Here’s a simple example, adding two arrays together:

do i=1,n

C(i) = A(i) + B(i)

enddo

With a scalar CPU (Central Processing Unit), the loop looks like the following:

1. Calculate the address of A(i)
2. Calculate the address of B(i)
3. Load A(i) into a register
4. Load B(i) into a register
5. Add A(i) and B(i) and put the result into a register
6. Calculate the address of C(i)
7. Store the contents of the result register at C(i)
8. Increment i by 1
9. Compare if i>N

Here’s what the loop looks like with vector instructions:

1. Calculate the address of A(i)
2. Calculate the address of B(i)
3. Load A(i:i+63) into a vector register
4. Load B(i:i+63) into a vector register
5. Add A(i:i+63) and B(i:i+63) into a vector register
6. Calculate the address of C(i)
7. Store the contents of the result vector register at C(i)Increment i by 64
8. Compare if i>N

Note that the vector loop saves 3*63 instruction calculations, 2*63 load instructions, 63 store instructions, 63 compare instructions, and 63 jump instructions for every 64 iterations of the CPU loop.

Cray Research continued with the Cray-1S (1979), Cray-1M (1982) and the Cray-XMP (1982) and was highly successful in the 1980s. In the mid-1980s, Fujitsu, Hitachi, and Nippon Electric Corporation (NEC) also introduced vector supercomputers.

Vectors Become Old

A researcher at the Lawrence Livermore National Laboratory, Eugene D. Brooks, foretold the demise of the vector machines in 1990. His argument was simple: The Cray supercomputers were based on custom processors and he graphed the supercomputer’s peak FLOPS thru time.

Then he graphed the progress of the microprocessor’s peak Giga-FLOPS thru time. The lines crossed at ~1990 with the microprocessors pulling ahead of the supercomputer processors. He presented this at Supercomputer 1990 and entitled his talk, “Attack of the Killer Micros.”

Dr. Brooks defined: “A killer micro is a microprocessor-based machine that infringes on mini, mainframe, or supercomputer performance” and noted that “Nobody will survive the attack of the killer micros.” The microprocessors used scalar instructions, not vector instructions; so the rise of the microprocessors was the demise of the vector processors.

There were several other factors that were significant. The fall of the Berlin wall in 1989 decreased US government spending for supercomputers. Also, Intel Corporation and Advanced Micro Devices (AMD) were selling microprocessor in high volumes, allowing them to sustain large research and development efforts to improve their microprocessors, a situation the supercomputer companies could not match. Intel has been able to sustain Moore’s Law (it’s actually an observation) for 50 years. Moore’s Law, named after Intel founder Gordon Moore, states that the number of transistors in a processor will double every two years (1965).

Vectors Become New Again

The re-emergence of vector instructions started with the MMX instruction set (1997) which was added to the x86 architecture and the Intel Pentium processors. The instructions were SIMD, but the vectors were small (64-bits), few (8 registers) and the operations were integer, no floating point. A single instruction could then be applied to two 32-bit integers, four 16-bit integers, or eight 8-bit integers at once.

The next SIMD addition was the Streaming SIMD Extension (SSE) to the x86 architecture and the Pentium III (1999). The SSE instruction set added eight new 128-bit registers and floating point operations were added. In all, SSE added 70 new instructions. A single instruction could then be applied to two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, 8 16-bit short integers, or sixteen 8-bit bytes.

These instructions sets were soon enhanced: SSE2 (2001), SSE3 (2004), SSSE3 (2006), SSE4 (2006), and SSE5 (2007).

The next SIMD addition was the Advanced Vector Extensions (AVX) in 2008. The SSE registers were increased from 128 to 256 bits and renamed for AVX. The number of registers was increased from 8 to 16. Do we spot a trend here? AVX introduced a three-operand instruction format which allowed preservation of the input registers. For example, a two-operand operation is a=a+b, which destroys the “a” input register. A three-operand operation is c=a+b, which preserves the “a” register. Again enhancements followed, AVX2 (2013) which added integer 256-bit SIMD instructions and a floating point fused multiply-add.

Currently, the newest x86 supercomputer processor standard for vector instructions is AVX-512. The register length was expanded from 256 to 512 bits. The number of registers was expanded from 16 to 32. AVX-512 is supported in the Xeon Phi (Knights Landing) processor. These longer vectors support a peak of three TFLOPS in Knights Landing. Vectors were back!

Summary

One interesting way to look at the history of vector technology is to compare it to the dinosaurs, which arose in the Triassic Period, flourished in the Jurassic and Cretaceous Periods, and died out at the beginning of the Paleogene Period. This is a span of approximately 142 million years. Fortunately, the dinosaurs have not returned.

The vector processors arose in the 1970s and flourished until about 1990. The “Attack of the Killer Micros” correctly predicted their reign would end in the 1990s. But the vector processors started a comeback in 2000 with MMX and are flourishing in mainstream processors today. This is a span of approximately 50 years.

And the trends allow us a prediction of future mainstream processors; they will probably have more vector registers, more vector instructions, and the length of the vector registers will likely increase. You cannot keep a good idea down.

Lynd Stringer is a Senior Program Analyst with Redline Performance Solutions, LLC. He has previously worked at the Lawrence Livermore National Laboratory (LLNL), Supercomputer Systems Inc. (SSI), Silicon Graphics Inc. (SGI), Intel, and The MathWorks. He has a Master’s Degree in Mathematics from the University of California at Berkeley.

MinIO Debuts DataPod, a Reference Architecture for Exascale AI Storage

August 6, 2024

The number of companies planning to store an exabyte of data or more is skyrocketing, thanks to the AI revolution. To help streamline the storage buildouts and calm queasy CFO stomachs, MinIO last week proposed a referen Read more…

BioTeam Consultancy Acquired by the n2 Group

August 6, 2024

BioTeam, the long-time research computing consultancy specializing in life sciences and healthcare, has been acquired by the n2 Group whose portfolio of companies already includes some familiar names in the HPC world - N Read more…

Intel Is GPU Poor – Dissecting the Company’s Disastrous Q2 Earnings

August 5, 2024

In an era of prosperity for chip makers, Intel is a titanic disappointment. There's no other way to put it. The company reported a second-quarter loss of \$1.6 billion, including all charges and provisions, compared to a Read more…

HPC Still Looks Past Security, but New Guidelines and Tools Push it Ahead

August 5, 2024

A U.S. government working group has published final guidelines on implementing security in high-performance computers. To support that, government labs and research labs detailing tools and guidelines to implement securi Read more…

Weekly Wire Roundup: July 29-Aug. 2, 2024

August 2, 2024

Nothing puts a damper on the news parade quite like massive layoffs. Intel announced that it would be slashing 15,000 jobs as part of a strategy to tackle financial challenges. CEO Pat Gelsinger personally put his name o Read more…

AI Revolutionizes Exoplanet Discovery Uncovering New Worlds

August 1, 2024

For centuries, humans have looked at the stars and speculated about the existence of life beyond our planet, wondering if other planets and solar systems harbor similar conditions that could support life. Innovations Read more…

MinIO Debuts DataPod, a Reference Architecture for Exascale AI Storage

August 6, 2024

The number of companies planning to store an exabyte of data or more is skyrocketing, thanks to the AI revolution. To help streamline the storage buildouts and Read more…

Intel Is GPU Poor – Dissecting the Company’s Disastrous Q2 Earnings

August 5, 2024

In an era of prosperity for chip makers, Intel is a titanic disappointment. There's no other way to put it. The company reported a second-quarter loss of \$1.6 b Read more…

HPC Still Looks Past Security, but New Guidelines and Tools Push it Ahead

August 5, 2024

A U.S. government working group has published final guidelines on implementing security in high-performance computers. To support that, government labs and rese Read more…

AI Revolutionizes Exoplanet Discovery Uncovering New Worlds

August 1, 2024

For centuries, humans have looked at the stars and speculated about the existence of life beyond our planet, wondering if other planets and solar systems harbor Read more…

Understanding the GPU —The Catalyst of the Current AI Revolution

July 30, 2024

GPUs are often likened to the "gold" of artificial intelligence, vital to today's generative AI age. This article aims to explain why AI is unachievable without Read more…

Colocating Quantum with Classical Computers: Building New Hybrid Data Centers

July 29, 2024

As quantum computers continue to advance, the motivation to colocate quantum computers with classical counterparts in hybrid data centers is gaining traction. Read more…

DARPA Dares Quantum Computing Community to Succeed! Will it?

July 25, 2024

How’s this for DARPA’s opening statement by Joe Altepeter, the DARPA program manager leading the just-announced Quantum Benchmarking Initiative (QBI), a fol Read more…

Michela Taufer Explains Sustainable AI

July 24, 2024

Recently, the Computing Community Consortium (CCC) spoke with one of its council members, Michela Taufer about her work in high performance computing (HPC) and Read more…

Atos Outlines Plans to Get Acquired, and a Path Forward

May 21, 2024

Atos – via its subsidiary Eviden – is the second major supercomputer maker outside of HPE, while others have largely dropped out. The lack of integrators and Atos' financial turmoil have the HPC market worried. If Atos goes under, HPE will be the only major option for building large-scale systems. Read more…

May 30, 2024

Consider the GPU. An island of SIMD greatness that makes light work of matrix math. Originally designed to rapidly paint dots on a computer monitor, it was then Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

June 3, 2024

In the world of AI, there's a desperate search for an alternative to Nvidia's GPUs, and AMD is stepping up to the plate. AMD detailed its updated GPU roadmap, w Read more…

Nvidia Shipped 3.76 Million Data-center GPUs in 2023, According to Study

June 10, 2024

Nvidia had an explosive 2023 in data-center GPU shipments, which totaled roughly 3.76 million units, according to a study conducted by semiconductor analyst fir Read more…

Nvidia Economics: Make \$5-\$7 for Every \$1 Spent on GPUs

June 30, 2024

Nvidia is saying that companies could make \$5 to \$7 for every \$1 invested in GPUs over a four-year period. Customers are investing billions in new Nvidia hardwa Read more…

Intel’s Next-gen Falcon Shores Coming Out in Late 2025

April 30, 2024

It's a long wait for customers hanging on for Intel's next-generation GPU, Falcon Shores, which will be released in late 2025.  "Then we have a rich, a very Read more…

Google Announces Sixth-generation AI Chip, a TPU Called Trillium

May 17, 2024

On Tuesday May 14th, Google announced its sixth-generation TPU (tensor processing unit) called Trillium.  The chip, essentially a TPU v6, is the company's l Read more…

Some Reasons Why Aurora Didn’t Take First Place in the Top500 List

May 15, 2024

The makers of the Aurora supercomputer, which is housed at the Argonne National Laboratory, gave some reasons why the system didn't make the top spot on the Top Read more…

IonQ Plots Path to Commercial (Quantum) Advantage

July 2, 2024

IonQ, the trapped ion quantum computing specialist, delivered a progress report last week firming up 2024/25 product goals and reviewing its technology roadmap. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

The NASA Black Hole Plunge

May 7, 2024

We have all thought about it. No one has done it, but now, thanks to HPC, we see what it looks like. Hold on to your feet because NASA has released videos of wh Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

How the Chip Industry is Helping a Battery Company

May 8, 2024

Chip companies, once seen as engineering pure plays, are now at the center of geopolitical intrigue. Chip manufacturing firms, especially TSMC and Intel, have b Read more…

Illinois Considers \$20 Billion Quantum Manhattan Project Says Report

May 7, 2024

There are multiple reports that Illinois governor Jay Robert Pritzker is considering a \$20 billion Quantum Manhattan-like project for the Chicago area. Accordin Read more…

Top 500: Aurora Breaks into Exascale, but Can’t Get to the Frontier of HPC

May 13, 2024

The 63rd installment of the TOP500 list is available today in coordination with the kickoff of ISC 2024 in Hamburg, Germany. Once again, the Frontier system at Read more…