RENCI/Dell Supercomputer Charts Hurricane Matthew’s Storm Surge

By John Russell

October 6, 2016

Hurricane Matthew, now headed into Florida having already hammered Haiti and other parts of the Caribbean, is a stark reminder of the importance of computer modeling not only in predicting the storm strength and path but also in predicting and plotting the storm surge which is often its most destructive component. Right now, the Hatteras supercomputer (Dell) at Renaissance Computing Institute (RENCI) in North Carolina is doing just that for Hurricane Matthew.

Named after North Carolina’s famous Outer Banks lighthouse, the Hatteras supercomputer is a 150-node M420 Dell cluster (full specs at the end of article) that runs the ADCIRC storm surge model every six hours when a hurricane is active. Visualizations of the models appear on the Coastal Emergency Risks Assessment website. The outputs from these runs are incorporated into guidance information by the National Weather Service, the National Hurricane Center, and agencies such as the U.S. Coast Guard, the U.S. Army Corps of Engineers, FEMA, and local and regional emergency management divisions.

The models are a tool used to help make decisions about evacuations, and where to position supplies and response personnel. In Florida, Governor Rick Scott has urged about 1.5 million Floridians in the storm’s path to evacuate. Hurricane Matthew, whose winds have again reached 140 miles per hour as it nears the Florida coast turning it into a Category 4 storm, has already killed more than 200 people.

The work to apply high-performance computing and data analysis to understanding dangerous storm surges is part of a long-term collaboration involving RENCI, the Coastal Resilience Center at UNC-Chapel Hill, and UNC’s Institute of Marine Sciences. Over the last 10 years, Brian Blanton, a coastal oceanographer and director of RENCI environmental initiatives, has worked closely with Rick Luettich, lead principal investigator of the Coastal Resilience Center and director IMS, and others to enhance and improve the ADCIRC coastal circulation and storm surge model.

matthew-renci-640x437“We model the way the ocean moves and particularly the ocean and coastal areas and so we are trying to always predict that. It moves because of tides, because of rivers that flow into it, it also moves because of the wind and so when we get these severe storms whether they are winter Nor’easters or hurricanes like Matthew, they blow the wind around if you will, in particularly when they blow it up onto shore then it causes flooding and we have what typically refer to as storm surge,” said Leuttich.

Every time the Dell system at RENCI computes another storm surge model for use by the emergency response community, Blanton is busy running a series of at least nine possible storm surge scenarios on the same HPC system. The process is much like ensemble weather forecasting, where meteorologists run a large number of weather models using slightly different initial conditions in order to account for the uncertainty in such a dynamic system.

The model output available on the web for Matthew can resolve the detail of coastal storm surge to a level of less than 200 meters. And the team’s current research could mean that storm surge models next year will provide even more detail and accuracy.  “We are working on doing storm surge predictions the same way that meteorologists develop predictions for rain and wind speeds,” said Blanton. “It will provide high-resolution storm surge probabilities that account for uncertainty in the track and intensity of hurricane forecasts.” Blanton said the research team plans to acquire enough test simulations this year to be able to produce ensemble models regularly for hurricane season 2017.

renci-official-logo1-300x160ADCIRC – a system of computer programs for solving time dependent, free surface circulation and transport problems in two and three dimensions – was developed by Luettich and researchers at the University of Notre Dame. These programs utilize the finite element method in space allowing the use of highly flexible, unstructured grids. The researchers and developers who maintain the software and develop the visual models represent universities on the East and Gulf coasts as well as agencies such as the National Oceanic and Atmospheric Agency, the National Weather Service, the National Science Foundation, and the Department of Homeland Security.

In one sense, storm surge forecasting is lower on the HPC totem pole than weather forecasting in terms of access to necessary resources. The major weather forecasting services often have access to bigger machines, modernized codes, and sometime can be the dominant user of the resource. These agencies use ensemble of modeling – sometimes looking at thousands of models as well as other data sources such as that from hurricane hunter aircraft to “develop with a hand-created forecast.” Even then, as the forecast extends out a couple of days it’s uncertainty grows significantly.

In times of an event such as Hurricane Matthew the National Weather Forecasting Service uses its substantial resources to update its forecast every six hours. Keeping pace is a challenge for the storm surge forecasters. “If it takes us five and a half hours to do a run and process it and get everything displayed and out there for the public to see, then it is pretty much useless. Its relevancy window has left. I typically think two hours is the maximum amount of time we have to stay relevant and I am much happier if we can get results done in an hour,” said Luettich.

Luettich’s team starts with the basic forecast provided by the National Hurricane Center and runs that through its model: “It’s the hurricane center forecast and it’s the first thing we want to go out because that’s our best estimate of what’s likely to occur. The next question is what’s the range of things that could occur. The only way we can address that issue of range [is] using ensembles. At that point we have to do multiple runs to try to bracket and depending on what we have for resources we can do this either heuristically, just picking a couple of storms or a few storms to give us kind of a sensitivity study, or ideally we can get into the dozens or hundreds storms to give us truly a statistically valid population that we can then compute statistics from and whatnot. In a nutshell that’s the challenge,” he said.

A single run on several hundred to one-thousand processors may take hours. “The challenge for us, as the ocean modelers, as storm surge modelers, is to properly account for that uncertainty in the way in which we deliver forecasts of the ocean’s response. So right now we do the forecast which is right smack down the middle of that cone of uncertainty and then we will do a few runs which kind of bracket either the possible track variations over time or changes to the predictive intensity of the storm.”

Hatteras Supercomputer by Dell at RENCI
Hatteras Supercomputer by Dell at RENCI

Perhaps not surprisingly, access to sufficient compute horsepower is a bottleneck. “We are fortunate if we can get enough computer horsepower either at RENCI and RENCI is our go-to-place for in-house HPC but realistically we can get enough processors there to do more than one or two runs each compute cycle. We collaborate with folks at LSU and TACC and other places so we can typically add in a few more runs but we are still only a the phase of being able to do the primary forecast and a few sensitivity runs around it.”

The need for speed, emphasizes Luettich, is critical, however it’s important to note the ADCIRC tools are also used extensively in design and hazard assessment, which are generally not time-constrained projects.

“By far these models are used, [maybe] 100X more often than for active storms, for design purposes. For example a model we developed was used by the Army Corp. to design the hurricane protection systems that is now around New Orleans. [It’s] also being used to design a major levy system (so-called Ike Dike) that might protect the Houston Galveston area in the future. So it is very much a design tool and gets used extensively for that purpose.”

Secondly the models are used to define what the hazards of storm surge are in coastal regions. “FEMA uses it for 100-year flood levels and where those are for insurance purposes,” he noted. Recently the Nuclear Regulatory Commission has been using it to define what the threats are to coastal nuclear power plants. All of that work goes on outside of the context of actual event.

“It’s very HPC intensive. We may end up having to run many, many hundreds or thousands of storms to get a full sweep of the design or the hazard situation that exists. But time is not nearly as big a constraint. If it takes a run one hour or five hours or ten hours to do as long as you can stack up the hundreds or thousands of runs you need and get them done over a reasonable time, a few months or a year or whatever your study length, it’s [acceptable].”

That said, Leuttich and his colleagues are actively pushing to advance ADCIRC on at least three fronts. Leuttich notes the code, though old, is already very parallelizable and already scales well on existing architecture, but not on newer architecture. Moreover, rigid code parallelization isn’t always the best approach. He singled the following three areas of active effort:

  • Parallelization. “In these modeling applications we need very high resolution in these areas where the storm is impacting but in other areas we can use very low resolution. Yet to automate the process in the parallelization, the leading parallelization paradigm middleware that is out there is very challenging. So we have a NSF funded project that is looking into new parallelization strategies that will allow us to optimize our calculations and consequently be much more efficiently and faster.”
  • Modern Hardware. ADCIRC have started looking into manycore chips such as Intel’s newly-released Knights Landing Phi. That’s one area. “It looks like it is going to take some code reengineering to optimize the code for use on that hardware but that’s is something that we are starting to think about at RENCI. In the last month or so, gotten [KNL-based system] that will give us at least the opportunity to test some of software re-engineering we have to do to see how extensive it is and to what extent we can get performance increases.”
  • irods_logo_hdMore Computers. “The third direction is looking for other partners and in fact our colleagues at RENCI have been extremely helpful. One of their fortés is the iRODS systems and ability to move data around between HPC centers, distributed HPC. We wouldn’t want to necessarily distribute a single run among centers at various locations but again thinking back to the ensemble approach if we can farm out X number of runs to different machines at different location and compile the information back efficiently then that may help us considerably, and that may even include a cloud type application.”

Interestingly, the ADCIRC code has not performed well on GPUs. “It is predominantly because of the way the algorithms are written; they are not terribly compatible with GPU acceleration,” said Luettich.

Without doubt, a certain amount of inertia exists in the code, says Luettich, and a massive rewrite to take advantage of the next generation of hardware may be necessary. Funding is always an issue for projects such ADCIRC. Luettich noted, “Think about how much damage is going to result from this Hurricane Matthew. Imagine if you took one percent of that and invested it in computer resources, whether hardware or software, what advances we could make and what the returns in lessened damage in the future would be.”

Hatteras Supercomputer Profile (from RENCI web site)

Deployed in summer 2013 and expanded in early 2014, Hatteras is a 5168-core cluster running CentOS Linux.  Hatteras is not fully MPI interconnected, and is instead segmented into several independent sub-clusters with varying architectures.  Hatteras is capable of concurrently running 9 512-way ensemble members.  Hatteras uses Dell’s densest blade enclosure to allow for maximum core-count within each chassis.

Hatteras’ sub-clusters have the following configurations:

  • Chassis 0-3 (512 interconnected cores per chassis)
    • 32 x Dell M420 quarter-height blade server
      • Two Intel Xeon E5-2450 CPUs (2.1GHz, 8-core)
      • 96GB 1600MHz RAM
      • 50GB SSD for local I/O
    • 40Gb/s Mellanox FDR-10 Interconnect
  • Chassis 4-7 (640 interconnected cores per chassis)
    • 32 x Dell M420 Quarter-Height Blade Server
      • Two Intel Xeon E5-2470v2 CPUs (2.4GHz, 10-core)
      • 96GB 1600MHz RAM
      • 50GB SSD for local I/O
    • 40Gb/s Mellanox FDR-10 Interconnect
  • Hadoop (560 interconnected cores)
    • 30 x Dell R720xd 2U Rack Server
      • Two Intel Xeon E5-2670 processors (16 cores total @ 2.6GHz)
      • 256GB RDIMM RAM @ 1600MHz
      • 36 Terabytes (12 x 3TB) of raw local disk dedicated to the node
      • 146GB RAID-1 volume dedicated for OS
      • 10Gb/s Dedicated Ethernet NAS Connectivity
    • 2 x Dell R820 2U Rack Server (LargeMem)
      • Four Intel Xeon E5-4640v2 processors (40 cores total @ 2.2GHz)
      • 1.5TB LRDIMM RAM @ 1600MHz
      • 9.6 Terabytes (8 x 1.2TB) of raw local disk dedicated to the node
      • 10Gb/s Dedicated Ethernet NAS Connectivity
    • 56Gb/s Mellanox FDR Infiniband Interconnect
    • 40Gb/s Mellanox Ethernet Interconnect

Related Links
ADCRIC website
Coastal Resilience Center Website
Institute of Marine Sciences Website

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip using standard CMOS fabrication. At Hot Chips 31 in Stanfor Read more…

By Tiffany Trader

Talk to Me: Nvidia Claims NLP Inference, Training Records

August 15, 2019

Nvidia says it’s achieved significant advances in conversation natural language processing (NLP) training and inference, enabling more complex, immediate-response interchanges between customers and chatbots. And the co Read more…

By Doug Black

Trump Administration and NIST Issue AI Standards Development Plan

August 14, 2019

Efforts to develop AI are gathering steam fast. On Monday, the White House issued a federal plan to help develop technical standards for AI following up on a mandate contained in the Administration’s AI Executive Order Read more…

By John Russell

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Cloudy with a Chance of Mainframes

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

Rapid rates of change sometimes result in unexpected bedfellows. Read more…

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a good understanding of the early universe, its fate billions Read more…

By Rob Johnson

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This