Dell Knights Landing Machine Sets New STAC Records

By Tiffany Trader

November 2, 2016

The Securities Technology Analysis Center, commonly known as STAC, has released a new report characterizing the performance of the Knights Landing-based Dell PowerEdge C6320p server on the STAC-A2 benchmarking suite, widely used by the financial services industry to test and evaluate computing platforms. The Dell machine has set new records for both the baseline Greeks benchmark and the large Greeks benchmark.

The stack-under-test (SUT ID: INTC161016) consists of the Intel STAC-A2 Pack for Composer XE (Rev I) on a Dell PowerEdge C6320p compute node housing the Intel Xeon Phi 7290 (Knights Landing) processor with 16GB of MCDRAM (Multi-Channel DRAM), 292GB DDR4 memory, and Red Hat Enterprise Linux release 7.3 (Beta).

The C6320p, launched at ISC 2016 this past June, is a 4-node/2U server that is optimized for highly parallel workloads. Holding up to four Intel Xeon Phi “Knights Landing” processors (ranging from 64-72 cores each), the 2U 6300 rack mount chassis supports a maximum of 288 cores. I/O options include Mellanox InfiniBand and Intel’s Omni-Path architecture fabric. Additional tech specs here.

In warm runs of the baseline Greeks benchmark (STAC-A2.β2.GREEKS.TIME), the Dell/KNL server node set a new record of 0.207 seconds, besting the previous record of 0.212 seconds established on a Cray XC40 KNL node (SUT INTC160918) by 2.4 percent. Dell’s time was 6.3 percent faster than the KNL timing reported by Intel (INTC160428, Intel Composer XE with 1 x Intel Xeon Phi 7250 processor @ 1.4GHz on an Intel white box with 96GB DRAM) in June.

On cold runs of the baseline Greeks, the Dell/KNL setup clocked in at 0.516 seconds compared to the Cray KNL node’s 1.481 seconds (a 2.87x speedup). It must be emphasized that this was not an apples-to-apples comparison. The Cray testing was carried out on a XC40 compute node using the Intel Xeon Phi 7250 processor, which has 68 cores and runs at 1.4Ghz, while the Dell rig relies on the top-line 72-core Xeon 7290 SKU (@ 1.5 Ghz). Further, the Dell system contains 100GB more on-platform RAM than the Cray (292GB v 192GB).

In warm runs of the large Greeks benchmark (STAC-A2.β2.GREEKS.10-100k-1260.TIME), the Dell/KNL system was 43.5 percent faster than an Intel white box system with four Haswell EX processors (SUT ID INTC150811), tested in August 2015. The Dell machine completed the benchmark in 26.9 seconds, a new record. The comparison Haswell EX machine (equipped with four Intel Xeon E7-8890 v3 processors, 1TB of RAM, with RHEL 7.1) completed the test in 38.6 seconds. The cold runs comparison was 33.4 seconds (Dell/KNL node) versus 42.6 seconds (Haswell EX box).

In the STAC report summary, Dell pointed out that on the warm large Greeks benchmark, its Knights Landing test machine achieved a 7 percent faster time than the best non-Intel architecture system, an IBM Power S824 server with 2 x 12-core POWER8 @ 3.52GHz processors and 1TB DRAM (SUT ID: IBM150305). The Dell system shaved 2 seconds off of the 26.9 second run time attributed to the IBM machine during its March 2015 testing.

Dell also noted that the latest STAC-A2 project is the first to report the new portfolio speed benchmark and the new energy- and space- efficiency benchmarks.

Additional Information

The STAC-A2, which debuted in 2012, is an architecture-agnostic benchmark suite that represents a class of financial risk analytics workloads characterized by Monte Carlo simulation and “Greeks” computations, which provide a measure of how changes in various parameters, such as the price of one particular asset, affects the price of an overall derivative.

The baseline benchmark (STAC-A2.β2.GREEKS.TIME) is a measure of the end-to-end time to compute all Greeks for five assets, 25,000 paths, and 252 timesteps — that’s one for each trading day over the course of one year. The large Greeks benchmark (STAC-A2.β2.GREEKS.10-100k-1260.TIME), introduced last year, measures a second, larger problem size beyond the baseline workload. It calculates the seconds to compute all Greeks with 10 assets, 100K paths, and 1260 timesteps.

Each of these tests is executed five times, resulting in one cold run and four warm runs. As STAC literature explains, “a cold run simulates a deployment situation in which a risk engine starts up in response to a request [while, a] warm run simulates a case in which an engine is already running, with sufficient memory allocated to handle the request.” Another way to look at this is that the cold run stresses the entire application (including initialization and memory allocation) while a warm run relates to the computationally intensive portion of the application.

The above benchmarks employ fixed problem sizes, facilitating consistent speed comparisons across multiple technology stacks. These “time per workload” benchmarks are meaningful to a user who cares about response times, says STAC.

The STAC-A2 also includes “workload per time” benchmarks important to capacity planners. The full report, which delivers nearly 200 results in total, is accessible to STAC members from this link.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

OpenACC Shows Growing Strength at ISC

June 19, 2017

OpenACC is strutting its stuff at ISC this year touting expanding membership, a jump in downloads, favorable benchmarks across several architectures, new staff members, and new support by key HPC applications providers, Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major shakeups -- China still has the top two spots locked with th Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

ISC: Extreme-Scale Requirements to Push the Frontiers of Deep Learning

June 17, 2017

Deep learning is the latest and most compelling technology strategy to take aim at the decades-old “drowning in data/starving for insight” problem. But contrary to the commonly held notion, deep learning is more than Read more…

By Doug Black

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD, Cray, Hewlett Packard Enterprise (HPE), IBM, Intel, and NV Read more…

By John Russell

OpenSuCo: Advancing Open Source Supercomputing at ISC

June 15, 2017

As open source hardware gains traction, the potential for a completely open source supercomputing system becomes a compelling proposition, one that is being investigated by the International Workshop on Open Source Super Read more…

By Tiffany Trader

Mellanox Raises SHIELD for Enhanced Network Resiliency

June 15, 2017

High-performance networking company Mellanox is announcing a new protocol it’s calling SHIELD, an acronym for “Self Healing Interconnect Enhancement for inteLligent Datacenters.” Enabled within Mellanox’s 100G ED Read more…

By Tiffany Trader

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

OpenACC Shows Growing Strength at ISC

June 19, 2017

OpenACC is strutting its stuff at ISC this year touting expanding membership, a jump in downloads, favorable benchmarks across several architectures, new staff Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

ISC: Extreme-Scale Requirements to Push the Frontiers of Deep Learning

June 17, 2017

Deep learning is the latest and most compelling technology strategy to take aim at the decades-old “drowning in data/starving for insight” problem. But cont Read more…

By Doug Black

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

OpenSuCo: Advancing Open Source Supercomputing at ISC

June 15, 2017

As open source hardware gains traction, the potential for a completely open source supercomputing system becomes a compelling proposition, one that is being inv Read more…

By Tiffany Trader

Mellanox Raises SHIELD for Enhanced Network Resiliency

June 15, 2017

High-performance networking company Mellanox is announcing a new protocol it’s calling SHIELD, an acronym for “Self Healing Interconnect Enhancement for int Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This