Dell Knights Landing Machine Sets New STAC Records

By Tiffany Trader

November 2, 2016

The Securities Technology Analysis Center, commonly known as STAC, has released a new report characterizing the performance of the Knights Landing-based Dell PowerEdge C6320p server on the STAC-A2 benchmarking suite, widely used by the financial services industry to test and evaluate computing platforms. The Dell machine has set new records for both the baseline Greeks benchmark and the large Greeks benchmark.

The stack-under-test (SUT ID: INTC161016) consists of the Intel STAC-A2 Pack for Composer XE (Rev I) on a Dell PowerEdge C6320p compute node housing the Intel Xeon Phi 7290 (Knights Landing) processor with 16GB of MCDRAM (Multi-Channel DRAM), 292GB DDR4 memory, and Red Hat Enterprise Linux release 7.3 (Beta).

The C6320p, launched at ISC 2016 this past June, is a 4-node/2U server that is optimized for highly parallel workloads. Holding up to four Intel Xeon Phi “Knights Landing” processors (ranging from 64-72 cores each), the 2U 6300 rack mount chassis supports a maximum of 288 cores. I/O options include Mellanox InfiniBand and Intel’s Omni-Path architecture fabric. Additional tech specs here.

In warm runs of the baseline Greeks benchmark (STAC-A2.β2.GREEKS.TIME), the Dell/KNL server node set a new record of 0.207 seconds, besting the previous record of 0.212 seconds established on a Cray XC40 KNL node (SUT INTC160918) by 2.4 percent. Dell’s time was 6.3 percent faster than the KNL timing reported by Intel (INTC160428, Intel Composer XE with 1 x Intel Xeon Phi 7250 processor @ 1.4GHz on an Intel white box with 96GB DRAM) in June.

On cold runs of the baseline Greeks, the Dell/KNL setup clocked in at 0.516 seconds compared to the Cray KNL node’s 1.481 seconds (a 2.87x speedup). It must be emphasized that this was not an apples-to-apples comparison. The Cray testing was carried out on a XC40 compute node using the Intel Xeon Phi 7250 processor, which has 68 cores and runs at 1.4Ghz, while the Dell rig relies on the top-line 72-core Xeon 7290 SKU (@ 1.5 Ghz). Further, the Dell system contains 100GB more on-platform RAM than the Cray (292GB v 192GB).

In warm runs of the large Greeks benchmark (STAC-A2.β2.GREEKS.10-100k-1260.TIME), the Dell/KNL system was 43.5 percent faster than an Intel white box system with four Haswell EX processors (SUT ID INTC150811), tested in August 2015. The Dell machine completed the benchmark in 26.9 seconds, a new record. The comparison Haswell EX machine (equipped with four Intel Xeon E7-8890 v3 processors, 1TB of RAM, with RHEL 7.1) completed the test in 38.6 seconds. The cold runs comparison was 33.4 seconds (Dell/KNL node) versus 42.6 seconds (Haswell EX box).

In the STAC report summary, Dell pointed out that on the warm large Greeks benchmark, its Knights Landing test machine achieved a 7 percent faster time than the best non-Intel architecture system, an IBM Power S824 server with 2 x 12-core POWER8 @ 3.52GHz processors and 1TB DRAM (SUT ID: IBM150305). The Dell system shaved 2 seconds off of the 26.9 second run time attributed to the IBM machine during its March 2015 testing.

Dell also noted that the latest STAC-A2 project is the first to report the new portfolio speed benchmark and the new energy- and space- efficiency benchmarks.

Additional Information

The STAC-A2, which debuted in 2012, is an architecture-agnostic benchmark suite that represents a class of financial risk analytics workloads characterized by Monte Carlo simulation and “Greeks” computations, which provide a measure of how changes in various parameters, such as the price of one particular asset, affects the price of an overall derivative.

The baseline benchmark (STAC-A2.β2.GREEKS.TIME) is a measure of the end-to-end time to compute all Greeks for five assets, 25,000 paths, and 252 timesteps — that’s one for each trading day over the course of one year. The large Greeks benchmark (STAC-A2.β2.GREEKS.10-100k-1260.TIME), introduced last year, measures a second, larger problem size beyond the baseline workload. It calculates the seconds to compute all Greeks with 10 assets, 100K paths, and 1260 timesteps.

Each of these tests is executed five times, resulting in one cold run and four warm runs. As STAC literature explains, “a cold run simulates a deployment situation in which a risk engine starts up in response to a request [while, a] warm run simulates a case in which an engine is already running, with sufficient memory allocated to handle the request.” Another way to look at this is that the cold run stresses the entire application (including initialization and memory allocation) while a warm run relates to the computationally intensive portion of the application.

The above benchmarks employ fixed problem sizes, facilitating consistent speed comparisons across multiple technology stacks. These “time per workload” benchmarks are meaningful to a user who cares about response times, says STAC.

The STAC-A2 also includes “workload per time” benchmarks important to capacity planners. The full report, which delivers nearly 200 results in total, is accessible to STAC members from this link.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercializ Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This