Seagate-led SAGE Project Delivers Update on Exascale Goals

By John Russell

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. It outlines technical details of progress to date and architectural plans moving forward. Of particular note is progress on co-design for use cases and applications expected to benefit most from exascale. There’s also been a fair amount of work to be able to accommodate big data and traditional HPC workflows in the same environment.

“We’ve tried to give ourselves lofty goals,” said Malcolm Muggeridge, senior engineering director at Seagate based in the U.K. who is leading the initiative. “We would like to become the platform of choice in exascale for storage solutions and will have the technology addressing that space in the 2022 timeframe. The main piece of work that has been completed [so far] is co-design activities.”

You may recall that SAGE (StorAGe for Exascale Data Centric Computing (SAGE) system aims to implement a Big Data/Extreme Computing (BDEC) and High Performance Data Analytics (HPDA) capable infrastructure suitable for Extreme scales – including Exascale and beyond. SAGE is one of 15 projects recently funded under Horizon 2020. Direct funding is actually through the European Technology Platforms (ETP) organization – “industry-led stakeholder groups recognized by the European Commission as key actors in driving innovation, knowledge transfer and European competitiveness. ETPs develop research and innovation agendas and roadmaps for action at EU and national level to be supported by both private and public funding.”

sage-seagate-architectureThe new white paper is a fairly extensive document that follows a nine-month formal project review last June and includes work completed since. Among the topics covered are: platform requirements; systems architecture; platform components; and ecosystem elements. Launched in September of 2015, SAGE tackles eight research areas: “the study of the 1) application use cases co-designing solutions to address 2) Percipient Storage Methods, 3) Advanced Object Storage, and 4) tools for I/O optimization, supporting 5) next generation storage media and developing a supporting ecosystem of 6) Extreme Data Management, 7) Programming techniques and 8) Extreme Data Analysis tools.”

According to the report, the SAGE storage system will be capable of efficiently storing and retrieving immense volumes of data at extreme scales, with the added functionality of “percipience” or the ability to accept and perform user defined computations integral to the storage system. SAGE will be built around the Mero object storage software platform and its supporting ecosystem of tools and techniques, that will work together to provide the required functionalities and scaling desired by extreme scale workflows.

One important goal is accommodating new storage technologies, such as non-volatile RAM (NVRAM). Leveraging object storage to assist ‘in-memory, closer-to-memory” computing is another. In an earlier interview Sai Narasimhamurthy, Seagate research staff engineer responsible for coordinating the technical work, told HPCwire that the stack would “have memory at the top, various NVRAM technologies in the middle, of course you have your flash technology as well as part of the stack, and then you have scratch disks and then archival disks.”

“You could have an object, or a piece of it, lying in high speed memory, a piece of it in NVRAM, and a piece of the object lying in scratch based upon the usage profile of the object,” explained Narasimhamurthy. “The view of the object is transparent to the application, it’s just I0 to an object, but on the back end you could have various types of layout which could be very interesting because you could optimize your layout for performance or for resiliency. You could do all sorts of things.”

sage-seagate-codesignClearly there are big goals for the project. Co-design is a critical early element in defining functional requirements, emphasized Muggeridge, “We have carefully selected use cases that reflect these data-centric applications. The use cases provide specific inputs that are designed to fine tune/modify the framework for the SAGE architecture.”

Muggeridge noted there is range of requirements drivers. The report calls out: inputs from the BDEC community and the US Department of Energy labs; data needs for big science, as exemplified by the Square Kilometer Array and the Human Brain Project; and Extreme scale I/O requirements drafted by the ETP; and extreme scale data needs highlighted by the HPDA community. The information was gathered mostly through workshops.

Top-level objectives have also been established and are largely familiar. One calls for the ability “to store and retrieve extreme volumes of data approaching orders of ~Exabyte for a given problem”. Another is the ability to manage workflows that include data from simulations and instruments. Not surprisingly, data IO rates, data integrity, data analytics, among other capabilities are being targeted. Indeed the first part of the project has been largely ‘definitional’ with a roll out of demonstrations planned for the next year.

Use of co-design principles to inform these objectives is a distinguishing feature of the project. SAGE has selected several use cases (applications) and spelled out in detail the parameters being measured. Use cases “cover a broad range of domains, including data from some of the world’s largest scientific experiments (including one of the world’s largest nuclear fusion facilities and one of the largest synchrotrons in Europe), aside from extremely data-centric HPC codes.” Below is a table with the uses cases selected.

sage-seagate-use-cases

So far, SAGE has gathered the first formal list of inputs from all of the specified use cases. “This phase included gathering inputs on formal I/O characterization, SAGE architecture analysis, data retention characterization and data scaling analysis, which was an analytical study of how data and I/O requirements of the use cases would scale on a future basis.”

sage-seagate-metrics

The SAGE system is built on multiple tiers of storage device hardware technology (see figure below). SAGE does not require a specific type of storage device technology, but typically it would include at least one NVRAM tier (Intel 3DxPoint technology is a strong contender at the moment), at least one flash tier and at least one disk tier. Together, these tiers are housed in standard form-factor enclosures and provide their own compute capability, enabled by standard x86 embedded processing components. Moving up the system stack, compute capability increases for faster, lower latency devices.

Mero, the object storage software first developed by Xyratex and now being extended by Seagate, is layered on top of this hardware stack, providing fundamental management of object I/O and storage across tiers. Essentially, Mero forms the core of the SAGE system. Mero is presented to users through the Clovis API. Everything above Clovis forms the SAGE ecosystem components.

sage-seagate-system-stack

Much remains to be done but it seems as if SAGE is making steady progress. Demonstrations, some at the Julich Supercomputing Centre, are expected over the next year or so. This latest paper is best read in full for current technical details of SAGE plans.

Link to new SAGE paper (Data Storage for Extreme Scale): http://sagestorage.eu/sites/default/files/Sage%20White%20Paper%20v1.0.pdf

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This