KNUPATH Hermosa-based Commercial Boards Expected in Q1 2017

By John Russell

December 15, 2016

Last June tech start-up KnuEdge emerged from stealth mode to begin spreading the word about its new processor and fabric technology that’s been roughly a decade in the making. It’s nice to have patient capital, a rare commodity for startups these days. The company contends its KNUPATH Hermosa processor with 256 DSP cores and its Lambda fabric will bring performance, scalability, energy, and programmability advantages over CPUs, GPUS, and FPGAs to a wide swath of machine learning applications. The first commercial boards – code named Mavericks – are expected around March this year.

Founded in the 2005 timeframe by Daniel Goldin, the long time NASA administrator, KnuEdge has raised roughly $100M no doubt stemming from investor confidence in Goldin’s extensive technology creation and delivery history. Goldin and company believe their investors’ patience is about to start paying off. KnuEdge has two business units, KNUPATH focused on hardware accelerators based on Hermosa and Lambda technology, and KnuVerse, focused on voice and face recognition systems. The latter, said Steve Cumings, CMO, KnuEdge, has customers in the government sector. Company revenues are somewhat north of $20 million so far.

Broadly, KnuEdge’s view is that a highly scalable processor in a single socket is handicapped in addressing growing machine learning and large-scale computing challenges. In contrast, the company’s Lambda Fabric enables a large number of “KNUPATH Hermosa processors to be interconnected in low latency, high throughput mesh for massively parallel processing which is well suited for application needs that will drive the compute engines of the future.”

This isn’t exactly a new idea. The Hermosa chip and Lambda technology will enter the market amid a gush of machine learning technologies all striving to advance data-driven science and enterprise data analytics. Indeed the emergence of heterogeneous computing architectures relying on a variety of accelerator engines is a key feature of today’s computing landscape. Given Goldin’s remarkable achievements at NASA it should be interesting to watch KnuEdge’s progress.

Early developer boards with two Hermosa chips have been available for some time. Volume sales of individual chips are planned to begin in January followed by the Mavericks offering, a PCIe board with four Hermosa chips, towards the end of the quarter.

Presented as a “neural computing” approach, the KNUPATH architecture actually attempts to mimic nervous system communication more than brain-inspired spiky neuron ‘inference logic’ (discussed further below).

Patrick Patla, senior vice president and general manager of KNUPATH and a former AMD executive, said, “What’s unique about Hermosa’s 256 DSP cores is that they are hooked together at a central part of the processor with a router that has 16 ports. Using the Lambda fabric, it’s possible, at least theoretically, to scale to 500,000 Hermosa processors.

“We are a data flow machine. So you push data through the system and can have the calculation and different algorithms change on the fly. We are different than a GPU accelerator in that they use a SIMD architecture. We use multiple programs, multiple data, so on our 256 cores we could have 256 separate algorithms running. You would push data through those algorithms and then you have hits on the data at different hit rates based on the algorithms and you can tune and resend algorithms to those DSPs through packets,” explained Patla.

“Basically the packets that we send through the Lambda network are what allows the programming of the DSP, so packets deliver the program, the algorithm, and then bring the payload, and push the data through it. Not only are you getting all the data and the operating instructions with each packet, but each core also knows the next destination for that information so it’s extremely efficient.” One result is very low latency at various systems levels (see diagram below).

Patla also contrasted Hermosa’s ease of use with emerging brain-inspired neuromorphic chips such as IBM’s TrueNorth, which uses “spiking neuron” architecture.

“Spiky algorithms are notoriously difficult to program. Commonly they are trained on other networks first and then moved onto the neuromorphic chip so the actual software side of that is different,” he said.

As noted earlier the Hermosa-Lambda architecture emulates neuronal connectivity more than brain processing. “If you look at the different neuron-based approaches, our inspiration really gives you lots of little engines – that’s the background of the DSP cores, what we affectionately sometimes call tDSPs or tiny DSPs,” said Patla. Reliance on familiar DSP architecture eases programming.

“Our tools sit on a C/C++ library set on top of LLVM (compiler). And everybody is familiar with OpenCL as well as OpenMPI which is very comfortable in our architecture,” said Patla. The Hermosa/Lambda architecture also supports NUMA (non uniform memory access) and each processor has memory directly (72MB) on it. “Much of the advantage is the dataflow but also all the advantages of common programming techniques for anybody that has worked on OpenMPI. Many of the other [neuromorphic] architecture require a different set of tools.”

Hermosa Development Board

KnuEdge has had a software developer kit out for “quite some time” and it is already in the hands of many developers, according to Patla.

It all sounds great. In April KnuEdge will hold a Hermosa developers’ conference at UCSD as well as a “heterogeneous neural network conference” in partnership with UCSD for the development of next generation algorithms that can take advantage of new architectures such as Hermosa. Patla said performance benchmarks for chip will be forthcoming with the release of the commercial product; it seems like the developer conference would be a good place to do so, but he wouldn’t specify when beyond the first half of the year.

“Right now, as you would imagine, we are in the labs with our SDKs and final verification of those commercial systems as we are tuning and bringing all of our code to the processors. In the future we’ll show configurations of 4, 8, 12, 16, Hermosas together to show the scalability of the Lambda fabric. When Steve talked about mimicking the nervous systems it really is about our connectivity and the fact that when you add more Hermosas to the network, we continue to scale because with every socket you are adding more memory as well. Each processor has 72MB of onchip memory that is sufficient for the programming of our kinds of algorithms and the workload we are trying to tackle.”

Currently the chip is being fabbed by GLOBALFOUNDARIES on the 32nm process. “It’s a well behaved chip where these 256 cores and fabric and everything lives in a 35-watt part,” said Patla.

The KNUPATH folks believe Hermosa has the potential to meet a wide variety of machine-learning kinds of applications performed in heterogeneous computing environments as well as an opportunity to replace existing approaches to those applications.

‘We have a demo on the website that compares us to the most current NVIDIA card and we have a 2.5x performance. It is very interesting that a video card isn’t very good at video compression that we are good at because of the parallelism of communication we handle across the memory. So that’s one of the spaces we’ll be aiming at. And of course it will also find its way into many of the single board computer spaces because at 35 watts and the ability to do signal processing and such fine grained computing we actually expect it to replace many FPGAs in a lot of environments.”

Patla argues Hermosa/Lambda’s flexibility is a major benefit and door opener – one could divvy the chips up and have a multipurpose SOC instead of dedicating it to just one task. He used a video analysis application as an example of flexibility and reprogrammability.

“You can reprogram a core by just delivering a new packet. For example, if you were doing video analysis and were searching within videos, you could be looking for ball caps. You could have all the different algorithms looking at ball caps and you could just all of a sudden reprogram and divide the chip and have 25 percent of the chip looking for red ball caps and 25 percent looking for blue caps. You could flip to four different algorithms in nanoseconds. Then when you have high hit rates and you realize the one you are really looking for, and you could say OK now all care about our green ball caps and that algorithm would propagate against all the cores and you’d be able to take your throughput up. It’s very fast, very flexible,” he said.

At SC16, the KNUPATH team was busily evangelizing. Patla said they talked to a number of cloud providers as well as national labs that expressed interest to the point that he is expecting some new workloads to emerge.

There’s still much to do. Patla ticked off desirable milestones for 2017 – getting out of the lab, showcasing a couple of commercial customers and workloads, integrating the many machine learning frameworks, making sure Hermosa-based systems get into the cloud somewhere for development and production purposes, to name but a few.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DoE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a Department of Energy sponsored collaboration between the Univ Read more…

By John Russell

UMass Dartmouth Reports on HPC Day 2017 Activities

June 26, 2017

UMass Dartmouth's Center for Scientific Computing & Visualization Research (CSCVR) organized and hosted the third annual "HPC Day 2017" on May 25th. This annual event showcases on-going scientific research in Massach Read more…

By Gaurav Khanna

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This