Dr. Eng Lim Goh Hails New Frontier of Scalable Learning

By Tiffany Trader

March 2, 2017

Dr. Eng Lim Goh is one of the leading HPC visionaries of our time. He’s been the driving force behind SGI’s technical computing program for nearly two decades, and since the HPE-SGI joining last November, Goh’s role goes forward as vice president and SGI chief technology officer at HPE.

HPC’s ability to drive innovation and benefit humanity is always top of mind to Goh and he is an enthusiastic proponent of AI and deep learning, fast-moving fields that are being propelled by the confluence and availability of big compute and big data.

Goh was one of the lead designers on the recently-announced Tsubame AI supercomputer, which is now shipping to the Tokyo Institute of Technology (TiTech). With 47 petaflops of 16-bit AI horsepower, Tsubame3.0 will be one of the largest AI supercomputers in the world when it comes online this summer, and will be the largest in Japan. The system is organized around the concept of what Goh and HPE are calling scalable learning, not just for production deep learning as we know it but to set the stage for near-real time training, so models can learn on the fly.

In this interview with HPCwire, Dr. Goh reviews the current state of AI supercomputing, outlines his vision for where the field is headed and provides insight into the converged SGI-HPE roadmap.

HPCwire: AI is not a new field, but computational power and the availability of data have enabled this renaissance for machine learning and deep learning — how do you view the relationship between HPC and AI?

Dr. Eng Lim Goh: HPC traditionally has been one where you run simulations. You take in small amounts of data, you run your formulas, equations, and you process these data and then you produce massive amounts of data. That has always been the typical approach. Then over the years, this produced data is starting to become a load on the analytics side, to get the insights from these data. I’ve heard of customers who are saying they’ve only managed to analyze 10 percent of the data produced because things were getting a bit behind on the analysis side. They have been smart about selecting what 10 percent to analyze and they have been producing good results anyway, but more and more you’re realizing that the analysis side is becoming an issue not only just in HPC, but also for the instrument side, the Square Kilometre Array, Large Hadron Collider and so on.

So instruments and HPC are generating a large amount of data increasing the load on the analysis side. With an analysis engine, you’re taking all that data in to try to produce some insight at the other end. Lots of data goes in, distilled insight comes out. A haystack goes in and a needle comes out – that is essentially what that analysis is like. The world therefore has started to invest more and more on the analysis side.

I view this analysis as intensive human-in-the-loop analysis, where an analyst sits there, picks the data, runs some algorithm, produces the next step in that data, then the analyst again – the human-in-the-loop – runs other sets of algorithms to produce an output, going through this loop that ultimately produces insight.

At some point as data keeps growing, this intensive human-in-the-loop needs to have a better way, and I believe that is one of the reasons that AI has reemerged, because of the intensity of the human-in-loop and the questions from analysts to see if there’s a way to reduce this intensity. The motivation gives rise to machine learning where you can automate a bit more of the analysis and thus reduce the intensity of the human-in-the-loop in the analysis process.

So one approach therefore to reduce the intensity of the human-in-the-loop is through machine learning and this is how they do it. They take all the massive amounts of data and put it through a learning algorithm and then the learning algorithm ultimately achieves some decision-making capability and the next set of data that comes along, this machine learning algorithm is then applied to it – and now you can see the level of human intervention, the intensity of that human-in-loop, is reduced now because of the increased automation.

The other reason for the reemergence is there’s now enough data more easily available to do machine learning because machine learning requires massive amounts of data. If you go back 30 years the internet wasn’t there, the ability to have this availability of data was much less and the amount of data wasn’t as big. So this is the second reason – the massive amounts of data more readily available gave rise to the resurgence in machine learning.

And then you hear all these terms, machine learning, deep learning, AI, neural network. And the relationship among them I keep emphasizing among our teams and to customers and in my talks is as follows.

A machine learns to be artificially intelligent; that’s the relationship between the two, machine learning and AI. And a method of machine learning is called neural network and a multi-tier or multi-stage neural network is called deep learning.

And that’s how the four terms are related, and it turns out the more popular way today to achieve machine learning is through deep learning and deep learning is really a multi-stage neural network which is a method of machine learning and through machine learning you get artificial intelligence.

HPCwire: How do supervised and unsupervised learning intersect here?

Goh: Supervised, unsupervised and reinforcement learning are the three things. To simplify it, there are two things you have to do in supervised learning, there is a teacher and the teacher does two things. Label the inputs, so there’s a picture of cat, there’s a picture of cat, there’s not a picture of cat.

The second thing the teacher does is to run the supervision, to be the supervisor as the machine makes these wild guesses as to whether it got it right or wrong; this is called supervised learning. With reinforcement learning, you take two instances of the machine learning algorithm and get them to play each other. In the reinforcement learning the teacher has taken a step back and has less involvement.

This year in January, for the first time, the Carnegie Mellon University poker bot running on an HPE supercomputer beat four of the world’s top poker players in a game of Texas Heads-Up No-Limit poker [see our coverage here]. Last year it tried and lost, only beating one poker player out of four; this year it beat all four. Beat in a way that the sum total of all winnings was $1.7 million, while last year the machine lost $700,000.

With poker, unlike chess, you don’t know your opponent’s position; it is incomplete information and therefore the AI/ML algorithm needs to actually make guesses as to what your opponent has, and it turns out that this is actually important in real life to do AI. When you are negotiating, or when you are doing an auction, you don’t quite know what your opponents are thinking and this poker AI program that CMU has developed is not specifically just for poker; in real life it can be used as a negotiator or as a bidder in an auction.

After the CMU poker match, a player asked one of the developers, “Why did the algorithm, the poker bot, apply the bluff in this way?” The developer said they didn’t know the answer. This is the implication of what it means to have supervised and reinforcement learning. The algorithm is smart enough to make the right decision most of the time, but we are starting to not quite know why it is making those decisions.

Unsupervised learning is more, in my opinion, the frontier, where you’re saying as the teacher, I’m not going to do much, I’m not going to supervise, I’m just going to give the AI algorithm massive amounts of data that is unlabeled.

HPCwire: Let’s talk about the importance of scaling these models.

Goh: Learning takes a long time. If you’ve heard of Google’s cat experiment, they were taking in millions of pictures of cats and it took days, weeks or sometimes months depending on how big the machine is to complete that learning process before you can even start making decisions using that learned machine. You don’t have equations like in the HPC case. You essentially have an adder, you’re taking all this data and making guesses, you guess until you got it right and at the end of it, you produce a matrix of weights. In Google’s case, they call those weights tensors and that’s why they are building tensor processors.

The inference part of machine learning is based on the generation of weights or tensors at the end of that learned process. So you’re putting massive amounts of data to the machine learning algorithm and what the machine algorithm ultimately gets is a set or matrix of weights. This type of input gets more weight and this one gets less weight. The question is if you want to learn fast before you can start inferring using your weights, that is to produce your weights fast. Here you can see the funnel: massive data goes in and you produce little data out and that little data is essentially a matrix of weights.

The thing is, you want to learn fast. If you don’t want to take weeks or months to do learning because of the massive amount of data you have to ingest to make guesses on, what do you do? What you do is you scale your machine – this is where we come in right? You have to scale the machine because you can’t scale humans.

A “Co-Design” photo of the newly designed Tsubame3 blade, with TiTech Professor Satoshi Matsuoka and SGI CTO Dr. Goh. Source.

We can’t put two human minds together and hopefully reduce 20 years of education to 10 years, but machines we can scale. We can build a bigger machine to ingest more data and that’s exactly what TiTech does and that’s exactly what ABCI [short for AI Bridging Cloud Infrastructure, see our coverage here], which is the follow-on machine [to Tsubame3.0], will do even more. AIST, the new institute related to TiTech through Professor Satoshi Matsuoka, managing director of AIST, is looking at the next-generation cloud-based machine for artificial intelligence. He has this passion to build the world’s biggest AI machine. And TiTech is one part of it – the first step to scale machine learning – to take that learning process that would typically take months down to weeks, but you want to bring it down to days and even lower.

HPCwire: Can you tie this vision for scalable learning into the hardware and software challenges and what innovations are taking place there?

Goh: This was where we worked to fully understand Professor Matsuoka’s requirements. He’s the visionary and he thinks in a very scalable big way of what’s the next step for machine learning and if I were to simplify the idea it is to learn really fast through scaling, but scaling isn’t just buying more computers, just like with HPC.

High-performance computing isn’t just buying a million laptops and put them on the internet and create a virtual machine; it involves picking the right processor, picking the right interconnect and using the connection in the right way that suits the specific application and then the software layers that are on top of it. So this is the full set of requirements to achieve HPC and it is the same way with scalable machine learning; we have to pick the right processor, step one.

And in terms of the right one, in deep learning specifically, they don’t need that much precision but they need lots of FLOPS – so we look for a processor that could trade off precision for more FLOPS and it turns out the Nvidia P100 that we selected does exactly that in an almost linear fashion – meaning in HPC when you do double-precision, you get X number of FLOPS, when you drop down to single precision, you get 2X number of FLOPS, and when you drop down to half precision, you get almost 4X number of FLOPS. So this processor we’ve picked does the tradeoff in the right way that suits TiTech and that is fully trading off the precision for FLOPS.

Secondly, we need to pick the right interconnect that has high-bandwidth but not just high-bandwidth but as much bandwidth as [unintelligible]. Each node has four P100s from Nvidia and two Xeon processors from Intel. This two plus four combination in one node doesn’t just have one interconnect, we gave it all four. This is a very huge ingesting engine here and injection bandwidth engine here for each node, and then there are 540 of these in the TiTech machine, each node having four Nvidia P100s, two Xeons with not just one, not just two, but four high-bandwidth interconnects coming out of it.

The reason for this huge bandwidth is if you think of a funnel you are ingesting massive amounts of data on one side to crunch and learn from it – even if you have an engine that can learn really fast, you still need the ability to ingest all that data so you can consume it. So that was yet another innovation. I don’t remember [previously] building nodes that have up to four of these ingesting connects into each node. We’ve done many single interconnect, we’ve done fewer dual interconnect. I believe at least for me, this is the first time we’ve built a machine with four interconnects per node.

The other thing is how the interconnects are wired together in a topology. In this case we built a rich fat-tree that costs quite some portion of the money of the whole machine. As much as we dedicate the cost to the processors, we dedicated a significant portion of it to the way we connect so many interconnects coming off of each node in a rich fat tree, and then of course there is a software stack.

We listened very carefully to Professor Matsuoka to achieve his vision and we built to it and now we are pleased that many are making inquiries now for this same class of machine for their own projects.

HPCwire: Are the frameworks keeping up with the scalability on the hardware side?

Goh: The software framework in HPC has always tried to catch up with the industry that invests in scaling the hardware. In the early days, MPI, for example, to scale HPC applications did not scale as fast as we can scale the machines and also partly because the machine didn’t have the interconnect that was fast enough and low latency enough. So the answer is that the frameworks need to scale and some frameworks are scaling better than others, but essentially I think all will have to look at scaling just like the HPC world. HPC has different applications, some of them scale better. Even after so many years, decades, you get most of the applications scaling well, but you still have some applications that can’t scale to 10,000 or 100,000 cores for example. And it will be the same with the frameworks; some will scale better and others will have their niche.

We are watching the frameworks to make sure that we don’t go in a direction that frameworks cannot adapt to or scale to so it’s not just us running well ahead scaling the hardware. We have to look at frameworks too because the industry relies on a framework, especially the open source ones.

HPCwire: Did you see Baidu brought in ring all-reduce into their SVAIL deep learning framework and open sourced it as libraries?

Goh: Very interesting developments. There will be so many of these coming out, people taking AI algorithms into HPC applications too. But if you think about it, an all-reduce, which can be a common function you apply to HPC applications, each core is computing its own part of the entire problem, but ultimately you have to collect all the elements and reduce it to a big number. If you have ten cores, that’s fine, and then you have one hundred cores, one thousand cores, one million cores, going to ten million cores in an exascale machine, then all-reduce becomes a big data problem, and you’re trying to figure out ways to be smarter about it. We’ve been looking at building hardware just to do reduction and now that you built the hardware to do reduction, can the hardware be smarter about the reduction.

In the earlier days “smart” means you encode a fixed way of reducing that is the best you know, but can you be even smarter about it by being flexible about how you reduce, by looking at the pattern of the task reduction, and being smarter about the next reduction — and that’s starting to become a machine that starts to learn.

HPCwire: Switching gears a bit, it’s been about six months since the acquisition was announced and about three months since it was finalized, what can you tell us about the merged roadmap?

Goh: On the SGI side that is now part of HPE, clearly the ICE XA continues. The ICE XA can have different nodes in it and the one sold to TiTech is an AI node, a scalable learning AI node comprised of the four Nvidia P100s and two Xeons with the four interconnects and the option for Omni-Path and EDR, so this line continues: high-bandwidth, scale-out systems. The machine we shipped to TiTech, you can see from the photo that was released, it has the ICE-XA with the HPE green rectangle logo on it. This is public.

On the scale-up side, the UV architecture continues and currently it will be part of the Superdome program. The HPE Apollo line of systems includes both scale-up and scale-out solutions and the ICE-XA would be the part that comes in from the SGI side.

HPCwire: Final question – regarding supercomputing in Japan and the other big players there, Fujitsu and NEC, what are the strengths for HPE/SGI in relation to the competition?

Goh: I think with the Japanese vendors, the strengths are on the HPE side in this field and we’ve already got success stories with regards to building scalable learning engines and we want to keep that edge by bringing what we’ve learned from the HPC side of how to build scalable simulation engines to the AI side to building scalable learning engines. As HPE has acquired SGI, on the SGI side we have decades of experience building scalable systems and we believe that’s going to be a huge differentiator.

The second differentiator is our close relationship with customers all these years, and the application providers — from the ISVs to customers building their own codes. We’ve spanned decades, not just building scalable HPC systems on our own, but we’ve built them in conjunction with these software and applications that are developing also.

When we realized way back that reductions are a key factor, almost decades back, we were already starting to build algorithms for this reduction and hardware reductions. We’re going to take all that experience and bring that to the scalable learning world. We built the first in HPC machine in 1996, so two decades of scalable simulation engines. We’re going to bring that differentiator and knowledge forward to scalable learning engines — that’s the first thing. And the second thing is, as we’ve been doing that, we’ve done that in close relationship with how the software frameworks have evolved.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

NCSA Industry Conference Recap – Part 1

November 13, 2019

Industry Program Director Brendan McGinty welcomed guests to the annual National Center for Supercomputing Applications (NCSA) Industry Conference, October 8-10, on the University of Illinois campus in Urbana (UIUC). One hundred seventy from 40 organizations attended the invitation-only, two-day event. Read more…

By Elizabeth Leake, STEM-Trek

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed instances for storage workloads. The fourth-generation Azure D-series and E-series virtual machines previewed at the Rome launch in August are now generally available. Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This