HPC4Mfg Advances State-of-the-Art for American Manufacturing

By Tiffany Trader

March 9, 2017

Last Friday (March 3, 2017), the High Performance Computing for Manufacturing (HPC4Mfg) program held an industry engagement day workshop in San Diego, bringing together members of the US manufacturing community, national laboratories and universities to discuss the role of high-performance computing as an innovation engine for American manufacturing.

Keynote speaker Thomas Lange, 36-year veteran of Procter & Gamble (P&G), the manufacturing company well-known in HPC circles for their Pringles success story, engaged the room with a dynamic recounting of the history of manufacturing in the United States. Lange, an industry consultant since leaving P&G in 2015, emphasized the importance of infrastructure and logistics to the rise of American manufacturing. Throughout the last two centuries, he noted, manufacturing success was tied first to waterways (P&G), then to railroads (Sears), to the interstate-highway network (Walmart), and moving into the present day, the Internet (Amazon).

Tom Lange

“Manufacturers have to innovate how we do our thing or we will diminish,” said Lange. “It’s that simple. It’s not just about regulations and cheap labor off-shore; it’s about innovating how we do what we do, not just what we make. And it turns out innovating manufacturing at scale is too expensive to just try it and see what happens. That is the issue; it’s too big; it’s too expensive to mess with.”

The HPC4Mfg program was launched by the Department of Energy in 2015 to directly facilitate this innovation by infusing advanced computing expertise and technology into the US manufacturing industry, where it “shortens development time, guides designs, optimizes processes, prequalifies parts, reduces testing, reduces energy intensity, minimizes green house gas emissions, and ultimately improves economic competitiveness,” according to HPC4Mfg program management. Advancing innovative clean energy technologies and reducing energy and resource consumption are core elements of the program.

Lori Diachin, HPC4Mfg Director

“The HPC4Mfg program has really been designed for high-performance computing and [demonstrating] the benefits to industry,” said HPC4Mfg Director Lori Diachin. “You see a lot of ways that it’s impacting industry in the projects we have now, and these impacts range from accelerating innovation, facilitating new product design, and upscaling technologies that have been demonstrated in the laboratory or at a small scale.”

HPC4Mfg began with five seedling projects and has since implemented three solicitation rounds. (Awardees for the third round are due to be announced very shortly). It is now executing a $8.5-9 million portfolio at Lawrence Livermore, Lawrence Berkeley, and Oak Ridge National Laboratories (the managing partner laboratories for the program). The program is in the process of expanding across the DOE national lab space to include access to computers and expertise at other participating laboratories.

Currently, there are 27 demonstration projects (either in-progress, getting started or going through the CRADA process) and one, larger capability project with Purdue Calumet and US Steel (to develop the “The Virtual Blast Furnace”). The projects get access to the top supercomputers in the country: Titan at Oak Ridge, Cori at Berkeley, Vulcan at Livermore, Peregrine at NREL, and soon Mira at Argonne National Lab.

HPC4Mfg is sponsored by the DOE’s Advanced Manufacturing Office (AMO), which is part of the Office of Energy Efficiency and Renewable Energy. The AMO’s mission is to “partner with industry, small business, universities, and other stakeholders to identify and invest in emerging technologies with the potential to create high-quality domestic manufacturing jobs and enhance the global competitiveness of the United States.”

HPC4Mfg proposal submissions by industrial sector (Source: HPC4Mfg)

High-impact manufacturing areas, such as the aerospace industry, automotive, machinery, chemical processing, and the steel industry, are all represented in the participant pool.

“We aim to lower the barriers, lower the amount of risk that industrial companies have in experimenting with high performance computing in the context of their applications,” said Diachin of the program’s vision and goals. “From our perspective, the status of the industry is that some large companies have a lot of access to HPC. They’re very sophisticated in how they use it. On the flip side, very few small-to-medium-sized companies really have the in-house expertise or the access to compute resources that they need to even try out high performance computing in the context of their problems.

“On the DOE side, we do have a lot of expertise and we have very large-scale computers and so we’re able to bring to bear some of those technologies in a large array of different problems, but I think it’s a challenge – and I’ve heard this many times – for industry to understand how do they get access to the expertise that’s in the DOE labs. What is that expertise? Where does it live? They can’t really track everything that’s going on in all the national labs that the DOE has. And so this program is really designed to help reduce those barriers and create that marriage between industry-interesting challenges and problems and HPC resources at the laboratory.”

In terms of disciplines, computational fluid dynamics is a very widely needed expertise, also materials modeling and thermomechanical type modeling, but there are a wide variety, according to Diachin.

From Concept to Project: Airplanes, Lightbulbs, and Paper Towels

After submitting a concept paper, followed by a full proposal, successful projects receive about $300,000 from the AMO to fund the laboratory participation in the project. The industrial partners are required to provide at least a 20 percent match to the AMO funding. This is usually in the form of “in kind time and effort” but industrial partners can also provide a cash contribution.

Diachin emphasized that concept papers need not identify a particular lab or PI as collaborator, explaining, “You just need to tell us what your problem is and describe it in a way that we understand what simulation capabilities are needed and what’s the impact that you envision being able to achieve if you’re successful in this demonstration project.  The technical merit review team will evaluate each concepts paper for relevance as a high performance computing challenge, appropriateness for partnership with the national laboratories, and its ability to have national scale impact and be successful.  And if you haven’t identified a principal investigator at the national lab, we’ll identify the right place and team from the DOE lab complex to get this work done; this matching process is really a unique feature of the program.“

For a given round, the program typically receives about 40 concept papers from which the program office selects about 20 to go forward to full proposal state. From that they select around 10 to be fully-funded. The proposals are evaluated on how well they advance the state-of-the-art for the manufacturing sector, the technical feasibility of the project, the impact to energy savings and or clean energy production, relevance to HPC, and the strength and balance of the team.

“We are really looking for a strong partnership between the DOE lab and the company,” Diachin told HPCwire. “We’re looking for evidence that there were in-depth discussions as part of the proposal writing process and that there’s a good match in terms of the team.”

Building community and workforce is another important goal here, and the AMO funds about 10 student internships to work on the HPC4Mfg program each year.

In her talk, Diachin highlighted several projects. The LIFT consortium in collaboration with the University of Michigan and Livermore is working to predict the strength of lightweight aluminum lithium alloys produced under different process conditions. Implemented in aircraft designs, the new alloys could save millions of dollars in fuel costs.

SORAA/LLNL: GaN crystal growth

The SORAA/Livermore team is working to develop more efficient LED lightbulbs by modeling ammono-thermal crystal growth of gallium nitride to scale up the process. The goal is to reduce production costs of LED lighting by 20 percent. Project partners say the new high-fidelity model will save years of trial-and-error experimentation typically needed to facilitate large-scale commercial production.

Energy savings in paper-making is the focus of the Agenda2020 Technology Alliance (a paper industry consortium) in collaboration with Livermore and Berkeley. The goal of this project is to use multi-physics models to reduce paper rewetting in the pressing process. The simulations will be used to optimize drying reducing energy consumption by up to 20 percent (saving 80 trillion BTUs and $250 million each year).

In another paper-related project, P&G and their lab partner Livermore are using HPC to evaluate different microfiber configurations “to optimize the drying time while maintaining user experience.” The project resulted in the development of a new mesh tool, called pFiber, that reduces the product design cycle by a factor of two for smaller numbers of fibers and processing cores, and by a factor of eight for higher fiber counts using a larger number of cores.

This P&G project also illustrates the return on investment for the laboratories. The example represents the largest non-benchmark run done with the Paradyn code at Livermore. “These are very challenging problems that the industry is putting forward that are stretching the capabilities and making our capabilities at the national labs more robust,” said Diachin.

One area that is receiving a lot of attention is additive manufacturing, which is broadly used among multiple industry sectors and thus fits with the role of HPC4Mfg to foster high-impact innovation. “It’s a very hot topic for modeling and simulation, both to better understand the processes and the properties of the resultant parts,” said Diachin.

A collaboration involving United Technologies Research Center (UTRC), Livermore and Oak Ridge is one of the projects studying this industrial process. Their focus is on dendrite growth in additive manufacturing parts. UTRC is one of those companies that has a lot of sophisticated modeling and simulation experience, Diachin explained. “They came to the table with some models that they had in hand that they could run in two dimensions, but they weren’t able to take into three dimensions, so the collaboration is taking the models that they have and looking at implementing them directly in a code at Livermore called AMP and running that to much larger scale. At the same time, at Oak Ridge, there are alternate models that can be used to model these processes, so they are developing these alternate models and then they will compare and contrast these different models to understand the process better. So it’s a very interesting approach.”

Once the projects create these large-scale models in partnership with the labs, there can be a need to then down-scale the applications to employ them in industrial settings. This is where reduced order modeling comes in. “This can be a very nice use of the resources and expertise at the labs,” Diachin told HPCwire. “The way reduced order models often work is you run very large-scale, fine-resolution, detailed simulations of a particular phenomenon and from that you can extract basis vectors from a number of different parameter runs. You can then use those basis vectors to create a much smaller representation of the problem – often two to three orders of magnitude smaller. Problems that required high-performance computing can then be run on a small cluster or even a desktop and you can do more real-time analysis within the context of the parameter space you studied with the large-scale run. That’s a very powerful tool for process optimization or the process decisions you have to make in an operating environment. “

HPC4Mfg focuses on manufacturing right now, but the concept is designed to be scalable. “We get a lot of concept papers that are very appropriate for other offices potentially within the Department of Energy and we have been informally socializing them. With the next solicitation we’re going to make that more formal. Jeff Roberts from Livermore National Lab has been working with Mark Johnson at the AMO and others to really expand the program into a lot of different areas,” said Diachin.

The program runs two solicitations per year, in the fall and in the spring. The next funding round will be announced in mid to late March with concept papers due the following month. After the announcement, the HPC4Mfg program management team will be conducting webinars to explain the goals of the program, the submission process and answer any questions.

Announced Projects:

Spring 2016 Solicitation Selectees

Fall 2015 Solicitation Selectees

Seedlings

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Better Scientific Software: Turn Your Passion into Cash

September 13, 2019

Do you know your way around scientific software and programming? You think you can contribute to the community by making scientific software better? If so, then the Better Scientific Software (BSSW) organization wants yo Read more…

By Dan Olds

Google’s ML Compiler Initiative Advances

September 12, 2019

Machine learning models running on everything from cloud platforms to mobile phones are posing new challenges for developers faced with growing tool complexity. Google’s TensorFlow team unveiled an open-source machine Read more…

By George Leopold

HPC Perspectives with Dr. Seid Koric

September 12, 2019

Brendan McGinty, director of Industry for the National Center for Supercomputing Applications (NCSA), University of Illinois at Urbana-Champaign, kicks off the first in a series of pieces profiling leaders in high performance computing (HPC), writing for the... Read more…

By Brendan McGinty

AWS Solution Channel

A Guide to Discovering the Best AWS Instances and Configurations for Your HPC Workload

The flexibility and heterogeneity of HPC cloud services provide a welcome contrast to the constraints of on-premises HPC. Every HPC configuration is potentially accessible to any given workload in a well-resourced cloud HPC deployment, with vast scalability to spin up as much compute as that workload demands in any given moment. Read more…

HPE Extreme Performance Solutions

Intel FPGAs: More Than Just an Accelerator Card

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Building a Solid IA for Your AI

The journey to high performance precision medicine starts with designing and deploying a solid Information Architecture that addresses the spectrum of challenges from data and applications that need to be managed and orchestrated together to empower workloads from analytics to AI. Read more…

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have used the most cycles and typically drove hardware and softwa Read more…

By Elizabeth Leake

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have Read more…

By Elizabeth Leake

Univa Brings Cloud Automation to Slurm Users with Navops Launch 2.0

September 11, 2019

Univa, the company behind Grid Engine, announced today its HPC cloud-automation platform NavOps Launch will support the popular open-source workload scheduler Slurm. With the release of NavOps Launch 2.0, “Slurm users will have access to the same cloud automation capabilities... Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Eyes on the Prize: TACC’s Frontera Quickly Ramps up Science Agenda

September 9, 2019

Announced a year ago and officially launched a week ago, the Texas Advanced Computing Center’s Frontera – now the fastest academic supercomputer (~25 petefl Read more…

By John Russell

Quantum Roundup: IBM Goes to School, Delft Tackles Networking, Rigetti Updates

September 5, 2019

IBM today announced a new open source quantum ‘textbook’, a series of quantum education videos, and plans to expand its nascent quantum hackathon program. L Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Fastest Academic Supercomputer Enters Full Production at TACC, Just in Time for Hurricane Season

September 3, 2019

Frontera, the NSF supercomputer installed at the Texas Advanced Computing Center (TACC) in June, passed its formal acceptance last week and is now officially la Read more…

By Tiffany Trader

MIT Prepares for Satori…and a New 2 Petaflops Computer Too

August 27, 2019

Sometime this fall, MIT will fire up Satori – an $11.6 million compute cluster donated by IBM and coinciding with the opening of the MIT Stephen A. Schwarzma Read more…

By John Russell

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This