CPU-based Visualization Positions for Exascale Supercomputing

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

March 16, 2017

Editor’s Note: In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. This article is a follow-on to a 2015 contribution from Jeffers and traces the progress for CPU-based software-defined visualization from that time.

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adoption. This rapid uptake is the result of two factors: (1) the general availability of highly-optimized CPU-based rendering software such as the open-source OSPRay ray tracing library and the high performance OpenSWR raster library in Mesa3d  integrated into popular visualization tools like Kitware’s Paraview and VTK, as well as the community tool, VisIt; and (2) SDVis filling the big data visualization community need for software that uses runtime visualization algorithms that can handle giga-scale and larger data.

These technologies aim to enable production visualization at scale on high performance computing resources, including supercomputers at Argonne National Laboratory, Los Alamos National Laboratory, the Texas Advanced Computing Center and many other facilities.

Award winning results, such as the Best Visualization and Data Analytics Showcase award won by the Los Alamos’ Data Science at Scale Team at Supercomputing 2016, highlight the fact that CPU-based rendering is now at the forefront of visualization technology. The LANL team’s award winning asteroid impact visualization is featured as an LANL newsroom picture of the week.

Figure 1: One image from the LANL asteroid impact video (Source: LANL)

Dr. Aaron Knoll (Research Scientist, Scientific Computing and Imaging Institute at the University of Utah) explains that the key change from last year lies in how much OSPRay and other SDVis CPU-based visualization libraries are now being used. “2016 is the year OSPRay became used in practice and production,” he said.

This trend has occurred throughout the scientific community. For example, four out of six finalists at Supercomputing 2016 used OSPRay and/or OpenSWR for their CPU-based visualizations. Of the remaining two finalists, one expressed interest in VMD rendering using OSPRay (now supported by that package), and the other used purely information visualization techniques outside the scope of OSPRay and SWR. Knoll also observed that about half of the non-finalists – at least 50 percent – used OSPRay or CPU-based visualization in some fashion. “Before,” he said, “people knew that OSPRay existed – now they just use it by default in production.”  So, unlike 2015, CPU-based visualizations are no longer a contrary view.

An exascale requirement

The idea behind SDVis is that larger data sets imply higher resolution (and therefore quality) that is too big for typical GPU memory. Focusing directly on the needs of large scale visualization rather than first targeting gaming means that SDVis software components can be designed to utilize massive-memory hardware and algorithms that scale as needed across the nodes in a cluster or inside a computational cloud.

Massive data poses a problem as it simply becomes impractical from a runtime point of view to move it around or keep multiple copies. It just takes too much time and memory capacity. This makes in-situ visualization (which minimizes data movement by running the visualization and simulation software on the same hardware) a “must-have.”  As I like to say, “A picture is worth an Exabyte”.

Eliminating data movement with in-situ visualization is a hot topic in the scientific literature and is now viewed by experts as a technology requirement for visualization in the exascale era. The paper “An Image-based Approach to Extreme Scale In Situ Visualization and Analysis” by James Ahrens et al. quantifies the data movement challenge as follows: “Imagery is on the order of 10**6 in size, whereas extreme scale simulation data is on the order of 10**15 in size.” Nine orders of magnitude is significant.

Ahrens explained, “We believe very strongly that in-situ is a requirement for exascale supercomputing.” More specifically, “For exascale, we need to be portable across all platforms. It’s an IO and memory capacity issue.” Knoll agrees that in-situ visualization is a requirement, “the old way of business has to change.”

Managing success: CPU-based SDVis robustly encompasses new algorithmic and software approaches

Dr. Knoll points out that in-situ visualization encompasses a spectrum of technologies, not just software alone. He references the 3D XPoint and Intel Omni-Path architecture. Jointly developed by Micron and Intel, 3D XPoint is a non-volatile storage media that can be used as storage or to augment main memory as the media is byte-addressable. Intel Omni-Path is a high-bandwidth, low-latency communications architecture created by Intel to increase performance and decrease cost.

“Memory is key,” Knoll stresses. He points out that, “An Intel Xeon Phi processor can support up to 24x more DRAM than an equivalent single GPU (NVIDIA Tesla P100 with 16 GB RAM), and an Intel Xeon workstations (e.g., the Brickland-EX platform with 6 TB) up to 384x more. With 3D XPoint the cost of this ‘memory’ will decrease substantially, which goes hand in hand with the benefits of big data runtime algorithms where it does not cost substantially more to access (and render) 6 TB or data than 16 GB of data.”

Knoll envisions 3D XPoint working as an in-core file-system at scale that blurs the line between RDMA, in-situ visualization, and distributed file-systems. One example is the CORAL project that, “leverages Intel Crystal Ridge [now known as 3D XPoint] non-volatile memory technology that is configured in DDR4 compatible DIMM form factor with processor load/store access semantics on CORAL point design compute nodes. This software design will allow applications running on any CORAL point design compute node to have a global view of and global access to Crystal Ridge that is on other compute nodes.”

“This technology gets me very excited,” Knoll says, noting the importance of the communications fabrics in making fast distributed memory a reality.

Focusing visualization solutions on data size rather than gaming usage means that SDVis software components can be designed to utilize massive-memory hardware and scale as needed across the nodes in a cluster or inside a computational cloud. This frees developers to design for the user rather than the hardware.

Figure 2: The Los Alamos team won the visualization award at SC16 for their SDVis based work

The transition from OpenGL targeted hardware rasterization to CPU-based rendering means that algorithm designers can exploit large memory (100’s of GBs or larger) visualization nodes to create logarithmic runtime algorithms.

Dr. Knoll stresses the importance of logarithmic runtime algorithms (a subtle but key technical point) as users are faced with orders of magnitude increases in data sizes on the big supercomputers. Logarithmic runtime algorithms are important for big visualizations and exascale computing as the runtime increases slowly (e.g. logarithmically) even when data sizes increase by orders of magnitude. Such algorithms tend to consume large amounts of in-core memory to hold the data and associated data structures. Thus memory capacity and latency are two key hardware metrics.

Research at the University of Utah [PDF] shows a single large memory (3 terabyte) workstation can deliver competitive and even superior interactive rendering performance compared to a 128-node GPU cluster; this is paradigm-changing. The group is exploring in-situ visualization using P-k-d trees and other fast, in-core approaches [PDF]. This project at the University of Utah showed that large “direct” in-core techniques are not only viable, but are at the bleeding edge of visualization research.

Figure 3: Uintah combustion simulation visualized with VisIt using OSPRay

Our design efforts on OSPRay includes the recognition that our software cannot – and does not – exist in a vacuum. The challenge is to provide sufficient modularity so researchers can adapt the package without having to touch the golden build source code. In other words, OSPRay is designed so researchers can explore new approaches without breaking the code for everyone. Our solution was to extend OSPRay with the aptly named ‘modules’ capability, which first appeared in v1.2.0. In using modules, the University of Utah team notes that modules provide a logical pairing between algorithm and data where researchers can: (1) write a module and (2) pair it with distributed parallel data processing and rendering API such as the Argonne vl3 volume rendering library. Ultimately, this can allow simpler workflows and more efficient visualization of specific large problems, such as materials and cosmology data. By design, successful and widely-utilized modules can be evaluated by the OSPRay team across a number of platforms as possible additions to the main body of the OSPRay code. Such accessibility and portability across CPU platforms highlights the adaptable yet robust characteristics of SDVis software.

Education will likely increase the rate of adoption

The adoption rate over the past year has been phenomenal, but we expect it to increase even further. As Dr. Knoll stated, “2016 is the year OSPRay became used in practice and production.” As a production visualization tool for scientific computing, OSPRay and more generically CPU-based SDVis has clearly come of age. Integration into packages such as ParaView and VisIt has made CPU-based rendering mainstream, which in turn means that using a CPU for visualization can no longer be considered a contrary viewpoint; it’s becoming the norm.

It is expected that education will likely increase the rate of adoption. A number of excellent educational resources are available online. For example, view the 2016 Intel HPC Developer software visualization track videos to delve more deeply into the technology and third-party use cases. Of course, hands-on experience and interacting with peers is always of value. Such interactions can be had at the IXPUG May 2017 Visualization workshop at the Texas Advanced Computing Center. Immediate hands-on experience can also be had simply by working with VisIt and ParaView, or downloading the OSPRay code from github and the OpenSWR code via the Mesa3D website.  Further background and up to date information about Software Defined Visualization is available at our IDZ (Intel Developer Zone) SDVis landing page., and in Chapter 17 of my Morgan Kaufman published book Intel Xeon Phi High Performance Programming: Knights Landing Edition.

To utilize CPU-based SDVis in your software, look to the following packages: (1) the OSPRay scalable, and portable ray tracing engine; (2) the Embree library of high-performance ray-tracing kernels; and (3) OpenSWR, a drop-in OpenGL replacement, highly scalable, CPU-based software rasterizer all provide core functionality for current SDV applications.

About the Author

Jim Jeffers is a Principal Engineer and engineering leader at Intel who is passionate about world changing technology as well as author and industry expert on parallel computing hardware.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip using standard CMOS fabrication. At Hot Chips 31 in Stanfor Read more…

By Tiffany Trader

Talk to Me: Nvidia Claims NLP Inference, Training Records

August 15, 2019

Nvidia says it’s achieved significant advances in conversation natural language processing (NLP) training and inference, enabling more complex, immediate-response interchanges between customers and chatbots. And the co Read more…

By Doug Black

Trump Administration and NIST Issue AI Standards Development Plan

August 14, 2019

Efforts to develop AI are gathering steam fast. On Monday, the White House issued a federal plan to help develop technical standards for AI following up on a mandate contained in the Administration’s AI Executive Order Read more…

By John Russell

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Cloudy with a Chance of Mainframes

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

Rapid rates of change sometimes result in unexpected bedfellows. Read more…

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a good understanding of the early universe, its fate billions Read more…

By Rob Johnson

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This