CPU-based Visualization Positions for Exascale Supercomputing

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

March 16, 2017

Editor’s Note: In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. This article is a follow-on to a 2015 contribution from Jeffers and traces the progress for CPU-based software-defined visualization from that time.

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adoption. This rapid uptake is the result of two factors: (1) the general availability of highly-optimized CPU-based rendering software such as the open-source OSPRay ray tracing library and the high performance OpenSWR raster library in Mesa3d  integrated into popular visualization tools like Kitware’s Paraview and VTK, as well as the community tool, VisIt; and (2) SDVis filling the big data visualization community need for software that uses runtime visualization algorithms that can handle giga-scale and larger data.

These technologies aim to enable production visualization at scale on high performance computing resources, including supercomputers at Argonne National Laboratory, Los Alamos National Laboratory, the Texas Advanced Computing Center and many other facilities.

Award winning results, such as the Best Visualization and Data Analytics Showcase award won by the Los Alamos’ Data Science at Scale Team at Supercomputing 2016, highlight the fact that CPU-based rendering is now at the forefront of visualization technology. The LANL team’s award winning asteroid impact visualization is featured as an LANL newsroom picture of the week.

Figure 1: One image from the LANL asteroid impact video (Source: LANL)

Dr. Aaron Knoll (Research Scientist, Scientific Computing and Imaging Institute at the University of Utah) explains that the key change from last year lies in how much OSPRay and other SDVis CPU-based visualization libraries are now being used. “2016 is the year OSPRay became used in practice and production,” he said.

This trend has occurred throughout the scientific community. For example, four out of six finalists at Supercomputing 2016 used OSPRay and/or OpenSWR for their CPU-based visualizations. Of the remaining two finalists, one expressed interest in VMD rendering using OSPRay (now supported by that package), and the other used purely information visualization techniques outside the scope of OSPRay and SWR. Knoll also observed that about half of the non-finalists – at least 50 percent – used OSPRay or CPU-based visualization in some fashion. “Before,” he said, “people knew that OSPRay existed – now they just use it by default in production.”  So, unlike 2015, CPU-based visualizations are no longer a contrary view.

An exascale requirement

The idea behind SDVis is that larger data sets imply higher resolution (and therefore quality) that is too big for typical GPU memory. Focusing directly on the needs of large scale visualization rather than first targeting gaming means that SDVis software components can be designed to utilize massive-memory hardware and algorithms that scale as needed across the nodes in a cluster or inside a computational cloud.

Massive data poses a problem as it simply becomes impractical from a runtime point of view to move it around or keep multiple copies. It just takes too much time and memory capacity. This makes in-situ visualization (which minimizes data movement by running the visualization and simulation software on the same hardware) a “must-have.”  As I like to say, “A picture is worth an Exabyte”.

Eliminating data movement with in-situ visualization is a hot topic in the scientific literature and is now viewed by experts as a technology requirement for visualization in the exascale era. The paper “An Image-based Approach to Extreme Scale In Situ Visualization and Analysis” by James Ahrens et al. quantifies the data movement challenge as follows: “Imagery is on the order of 10**6 in size, whereas extreme scale simulation data is on the order of 10**15 in size.” Nine orders of magnitude is significant.

Ahrens explained, “We believe very strongly that in-situ is a requirement for exascale supercomputing.” More specifically, “For exascale, we need to be portable across all platforms. It’s an IO and memory capacity issue.” Knoll agrees that in-situ visualization is a requirement, “the old way of business has to change.”

Managing success: CPU-based SDVis robustly encompasses new algorithmic and software approaches

Dr. Knoll points out that in-situ visualization encompasses a spectrum of technologies, not just software alone. He references the 3D XPoint and Intel Omni-Path architecture. Jointly developed by Micron and Intel, 3D XPoint is a non-volatile storage media that can be used as storage or to augment main memory as the media is byte-addressable. Intel Omni-Path is a high-bandwidth, low-latency communications architecture created by Intel to increase performance and decrease cost.

“Memory is key,” Knoll stresses. He points out that, “An Intel Xeon Phi processor can support up to 24x more DRAM than an equivalent single GPU (NVIDIA Tesla P100 with 16 GB RAM), and an Intel Xeon workstations (e.g., the Brickland-EX platform with 6 TB) up to 384x more. With 3D XPoint the cost of this ‘memory’ will decrease substantially, which goes hand in hand with the benefits of big data runtime algorithms where it does not cost substantially more to access (and render) 6 TB or data than 16 GB of data.”

Knoll envisions 3D XPoint working as an in-core file-system at scale that blurs the line between RDMA, in-situ visualization, and distributed file-systems. One example is the CORAL project that, “leverages Intel Crystal Ridge [now known as 3D XPoint] non-volatile memory technology that is configured in DDR4 compatible DIMM form factor with processor load/store access semantics on CORAL point design compute nodes. This software design will allow applications running on any CORAL point design compute node to have a global view of and global access to Crystal Ridge that is on other compute nodes.”

“This technology gets me very excited,” Knoll says, noting the importance of the communications fabrics in making fast distributed memory a reality.

Focusing visualization solutions on data size rather than gaming usage means that SDVis software components can be designed to utilize massive-memory hardware and scale as needed across the nodes in a cluster or inside a computational cloud. This frees developers to design for the user rather than the hardware.

Figure 2: The Los Alamos team won the visualization award at SC16 for their SDVis based work

The transition from OpenGL targeted hardware rasterization to CPU-based rendering means that algorithm designers can exploit large memory (100’s of GBs or larger) visualization nodes to create logarithmic runtime algorithms.

Dr. Knoll stresses the importance of logarithmic runtime algorithms (a subtle but key technical point) as users are faced with orders of magnitude increases in data sizes on the big supercomputers. Logarithmic runtime algorithms are important for big visualizations and exascale computing as the runtime increases slowly (e.g. logarithmically) even when data sizes increase by orders of magnitude. Such algorithms tend to consume large amounts of in-core memory to hold the data and associated data structures. Thus memory capacity and latency are two key hardware metrics.

Research at the University of Utah [PDF] shows a single large memory (3 terabyte) workstation can deliver competitive and even superior interactive rendering performance compared to a 128-node GPU cluster; this is paradigm-changing. The group is exploring in-situ visualization using P-k-d trees and other fast, in-core approaches [PDF]. This project at the University of Utah showed that large “direct” in-core techniques are not only viable, but are at the bleeding edge of visualization research.

Figure 3: Uintah combustion simulation visualized with VisIt using OSPRay

Our design efforts on OSPRay includes the recognition that our software cannot – and does not – exist in a vacuum. The challenge is to provide sufficient modularity so researchers can adapt the package without having to touch the golden build source code. In other words, OSPRay is designed so researchers can explore new approaches without breaking the code for everyone. Our solution was to extend OSPRay with the aptly named ‘modules’ capability, which first appeared in v1.2.0. In using modules, the University of Utah team notes that modules provide a logical pairing between algorithm and data where researchers can: (1) write a module and (2) pair it with distributed parallel data processing and rendering API such as the Argonne vl3 volume rendering library. Ultimately, this can allow simpler workflows and more efficient visualization of specific large problems, such as materials and cosmology data. By design, successful and widely-utilized modules can be evaluated by the OSPRay team across a number of platforms as possible additions to the main body of the OSPRay code. Such accessibility and portability across CPU platforms highlights the adaptable yet robust characteristics of SDVis software.

Education will likely increase the rate of adoption

The adoption rate over the past year has been phenomenal, but we expect it to increase even further. As Dr. Knoll stated, “2016 is the year OSPRay became used in practice and production.” As a production visualization tool for scientific computing, OSPRay and more generically CPU-based SDVis has clearly come of age. Integration into packages such as ParaView and VisIt has made CPU-based rendering mainstream, which in turn means that using a CPU for visualization can no longer be considered a contrary viewpoint; it’s becoming the norm.

It is expected that education will likely increase the rate of adoption. A number of excellent educational resources are available online. For example, view the 2016 Intel HPC Developer software visualization track videos to delve more deeply into the technology and third-party use cases. Of course, hands-on experience and interacting with peers is always of value. Such interactions can be had at the IXPUG May 2017 Visualization workshop at the Texas Advanced Computing Center. Immediate hands-on experience can also be had simply by working with VisIt and ParaView, or downloading the OSPRay code from github and the OpenSWR code via the Mesa3D website.  Further background and up to date information about Software Defined Visualization is available at our IDZ (Intel Developer Zone) SDVis landing page., and in Chapter 17 of my Morgan Kaufman published book Intel Xeon Phi High Performance Programming: Knights Landing Edition.

To utilize CPU-based SDVis in your software, look to the following packages: (1) the OSPRay scalable, and portable ray tracing engine; (2) the Embree library of high-performance ray-tracing kernels; and (3) OpenSWR, a drop-in OpenGL replacement, highly scalable, CPU-based software rasterizer all provide core functionality for current SDV applications.

About the Author

Jim Jeffers is a Principal Engineer and engineering leader at Intel who is passionate about world changing technology as well as author and industry expert on parallel computing hardware.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

NSF Awards $11M to SDSC, MIT and Univ. of Oregon to Secure the Internet

October 14, 2021

From a security standpoint, the internet is a problem. The infrastructure developed decades ago has cracked, leaked and been patched up innumerable times, leaving vulnerabilities that are difficult to address due to cost Read more…

SC21 Announces Science and Beyond Plenary: the Intersection of Ethics and HPC

October 13, 2021

The Intersection of Ethics and HPC will be the guiding topic of SC21's Science & Beyond plenary, inspired by the event tagline of the same name. The evening event will be moderated by Daniel Reed with panelists Crist Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

AWS Solution Channel

Cost optimizing Ansys LS-Dyna on AWS

Organizations migrate their high performance computing (HPC) workloads from on-premises infrastructure to Amazon Web Services (AWS) for advantages such as high availability, elastic capacity, latest processors, storage, and networking technologies; Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a province in Pavia, Italy), and delivered “as-a-service” via H Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a provi Read more…

The Blueprint for the National Strategic Computing Reserve

October 12, 2021

Over the last year, the HPC community has been buzzing with the possibility of a National Strategic Computing Reserve (NSCR). An in-utero brainchild of the COVID-19 High-Performance Computing Consortium, an NSCR would serve as a Merchant Marine for urgent computing... Read more…

UCLA Researchers Report Largest Chiplet Design and Early Prototyping

October 12, 2021

What’s the best path forward for large-scale chip/system integration? Good question. Cerebras has set a high bar with its wafer scale engine 2 (WSE-2); it has 2.6 trillion transistors, including 850,000 cores, and was fabricated using TSMC’s 7nm process on a roughly 8” x 8” silicon footprint. Read more…

What’s Next for EuroHPC: an Interview with EuroHPC Exec. Dir. Anders Dam Jensen

October 7, 2021

One year after taking the post as executive director of the EuroHPC JU, Anders Dam Jensen reviews the project's accomplishments and details what's ahead as EuroHPC's operating period has now been extended out to the year 2027. Read more…

University of Bath Unveils Janus, an Azure-Based Cloud HPC Environment

October 6, 2021

The University of Bath is upgrading its HPC infrastructure, which it says “supports a growing and wide range of research activities across the University.” Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months... Read more…

US Closes in on Exascale: Frontier Installation Is Underway

September 29, 2021

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, held by Zoom this week (Sept. 29-30), it was revealed that the Frontier supercomputer is currently being installed at Oak Ridge National Laboratory in Oak Ridge, Tenn. The staff at the Oak Ridge Leadership... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make i Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire