HPC Compiler Company PathScale Seeks Life Raft

By Tiffany Trader

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. A letter from the company with a listing of assets is included at the end of the article.

PathScale represents one of handful of compiler technologies that are designed for high performance computing, and it is one the last independent HPC compiler companies. In an interview with HPCwire, PathScale Chief Technology Officer and owner Christopher Bergström attributes the company’s financial insolvency to its heavy involvement in Intel alternative architectures.

“Unfortunately in recent years, we bet big on ARMv8 and the partner ecosystem and the hardware has been extremely disappointing,” said Bergström. “Once partners saw how low their hardware performed on HPC workloads they decided to pull back on their investment in HPC software.”

Due to confidentiality agreements, he’s limited to speaking in generalities but argues that the currently available ARMv8 processors deliver very weak performance for HPC workloads.

“ARM is possibly aware of this issue and as a result has introduced SVE (Scalable Vector Extensions),” Bergström told us. “Unfortunately, they focused more on the portability side of vectorization and the jury is still out if they can deliver competitive performance. SVE’s flexible design and freedom to change vector width on the fly will possibly impact the ability to write code tuned specifically for a target processor. In addition, design of the hardware architecture blocks software optimizations that are very common and potentially critical for HPC. And based on the publicly available roadmaps, the floating point to power ratio is not where it needs to be for HPC workloads in order to effectively compete against Intel or GPUs.”

Before coming to these conclusions, PathScale had a statement of work contract with Cavium to help support optimizing compilers for their ThunderX processors. When that funding was pulled, PathScale also lost their ability to gain and support customers for ARMv8. They looked for funders, and had conversations with stakeholders in the private and public sphere, but the money just wasn’t available.

“Show me a company in the HPC space wanting to invest,” said Bergström, “They’re not investing in compiler technology.”

ARM, which was scooped up by Japanese company SoftBank in September 2016 for $31 billion, may be the exception, but according to Bergström the PathScale technology, while it significantly leverages LLVM, doesn’t perfectly align with what they need.

Bergström brokered the deal with Cray that resurrected PathScale from the ashes of SiCortex in 2009 (more on this below) and he’s proud of what he and his team have accomplished over the last seven years. “We love compilers, we love the technology. We want to continue developing this stuff. The team is rock solid, we’re like family. We live eat and breathe compilers, but we’re not on a sustainable business path and we need a bailout or help refocusing. We need people who understand that these kind of technologies add value and LLVM by itself isn’t a panacea.”

Addison Snell, CEO of HPC analyst firm Intersect360 Research, shared some additional perspective on the market dynamics at play for independent tools vendors. “In the Beowulf era, clusters were all mostly the same, so what little differentiation there was came from things like development environments and job management software,” he said. “Independent middleware companies of all types flourished. Now we’re trending back toward an era of architectural specialization. Users are shopping for architectures more than they’re shopping for which compiler to use for a given architecture, and acquisitions have locked up some of the previously dominant players. Vendors’ solutions will have their own integrated stacks. Free open-source versions might still exist, but there will be less room for independent middleware players.”

PathScale has a winding history that dates back to 2001 with the founding of Key Research by Lawrence Livermore alum Tom McWilliams. The company was riding the commodity cluster wave, developing clustered Linux server solutions based on a low-cost 64-bit design. In 2003, contemporaneous with the rising popularity of AMD Opteron processors, Key Research rebranded as PathScale and expanded its product line to include high-performance computing adapters and 64-bit compilers.

PathScale would then pass through a number of corporate hands. In 2006, QLogic acquired PathScale, primarily to gain access to its InfiniBand interconnect technology. The following year, the compiler assets were sold to SiCortex, which sought a solution for its MIPS-based HPC systems.

When SiCortex closed its doors in 2009, Cray bought the PathScale assets and revived the company. Under an arrangement struck with Cray, PathScale would go forward as an independent technology group with an option to buy. In March 2012, PathScale CTO Christopher Bergström acquired all assets and became the sole owner of PathScale Inc.

The PathScale toolchain currently generates code for the latest Intel processors, AMD64, AMD GPUs, Power8, ARMv8, and NVIDIA GPUs in combination with both Power8 and x86.

In a message to the community, Pathscale writes:

We are evaluating all options to overcome this difficult time, including refocusing to provide training and code porting services instead of purely offering compiler licenses and optimization services. Our team deeply understands parallel programming and whether you have crazy C++ or ancient Fortran, we can likely help get it running on GPUs (NVIDIA or AMD) or vectorization targets (like Xeon Phi).

All PathScale engineers would love to continue to work on the compiler as an independent company, but we need the community to help us. We need people who believe in our technical roadmap. We need people who understand the future exascale computing software stack will likely be complex, but that complexity and advanced optimizations will make it easier for end users. At the same time we must be realistic and without immediate assistance start accepting any reasonable offer on the assets as a whole or piece by piece.

Our assets include:

  • PathScale website, trademarks and branding

  • C, C++ and Fortran compilers

  • Complete GPGPU and many-core runtime which supports OMP4 and OpenACC and is portable across multiple architectures (NVIDIA GPU, ARMv8, Power8+NVIDIA and AMD GPU)

  • Significant modifications to CLANG and LLVM to enable support for OpenACC and OpenMP and parallel programming models.

  • Complete engineering team with expertise working on CLANG and LLVM and MIPSPro.

  • Advertising credits with popular websites ($30,000)

A purchase or funding from crowdsourcing or other community event will keep a highly optimizing OpenMP and OpenACC C/C++ and Fortran compiler toolchain plus experienced development team in operation. Succinctly, PathScale preserves architectural diversity and opens the door for competition with a performant compiler for interesting architectures with OpenMP and OpenACC parallelization.

If interested please contact funding@pathscale.com.


Editor’s note: HPCwire has reached out to Cavium and ARM and we will update the article with any responses we receive.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This