Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

By Tiffany Trader

May 10, 2017

At Nvidia’s GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company’s much-anticipated Volta architecture and flagship high-end GPU, the Tesla V100, noting that it took several thousand engineers several years to create, at an approximate development cost of $3 billion.

One thing is undeniable about the Volta V100: it is a giant chip, 33 percent larger than the Pascal P100 and once again “the biggest GPU ever made.” Fabricated by TSMC on a custom 12-nm FFN high performance manufacturing process, the V100 GPU squeezes 21.1 billion transistors and almost 100 billion via connectors on an 815 mm2 die, about the size of the Apple watch, said Huang.

“It is at the limits of photolithography,” Huang told the crowd. “You can’t make a chip any bigger than this because transistors would fall on the ground. Every single transistor that is possible to make by today’s physics was crammed into this processor.”

“To make one chip work per 12-inch wafer, I would characterize as unlikely,” added the CEO. “And so the fact that this was manufactured was a great feat.”

This is a domain specific chip, said Jonah Alben, senior vice president of GPU engineering at Nvidia. “This chip can run games very well if we want it to, but the focus [of the V100] is to be a great chip for AI and for HPC, so we dedicated all the resources we could until it was illegal to do more.”

“The first thing to know about Volta is it a giant leap for machine learning,” Luke Durant, principal engineer, CUDA Software, Nvidia followed. “[However,] we still are completely focused on high-performance computing. Across the board we’re seeing about a 1.5x speedup as compared to Pascal, just one year ago.”

Volta is a major launch for Nvidia, but not exactly a surprise. Back in 2014, the architecture was tapped to power the next-generation CORAL supercomputers, Summit and Sierra, in partnership with IBM, Mellanox and the Department of Energy. Those computers, expected to reach at least 200 petaflops of performance, are now due to be installed later this year into early 2018.

The new V100 touts spec’d performance of 7.5 teraflops double-precision, 15 teraflops single-precision, and 30 teraflops half-precision. This is nearly a 42 percent increase in peak flops over one year.

The Volta architecture introduces a brand new type of processor, Tensor Core, designed to accelerate AI workloads. With 640 Tensor Cores (8 per SM), V100 delivers 120 teraflops of deep learning performance, providing 6-12 times higher peak teraflops for Tensor operations compared with previous-generation silicon.

Volta is also slated to provide up to 60 tera-ops of INT8 performance. Nvidia kept the INT8 instructions to maintain compatibility with existing code bases and also reported that having a dedicated integer unit on Volta would help write machine learning kernels.

Tesla comparison over the last five years. Source: Nvidia. Click to Expand.

“With the V100, the most important statement isn’t the raw performance, although Nvidia managed to raise eyebrows with that,” commented Intersect360 Research CEO Addison Snell. “It’s that they are designing chips for double-precision 64-bit performance, single-precision 32-bit performance, or tensor performance, in the same package, so a single processor targets a range of applications in AI and HPC.”

Volta comes with 6MB of L2 cache and 16GB of HBM2 memory, providing 900 GB/s of bandwidth. The SMX2 form factor V100 features NVLink2 connectivity with nearly twice the throughput of the prior generation NVLink, going from 160 GB/s to 300 GB/s. Designers accomplished this by adding 50 percent more links and running them 28 percent faster.

Similar to the Pascal GP100, the Volta GV100 SM incorporates 64 FP32 cores and 32 FP64 cores per SM, however the new GPU has 80 SMs compared with 56 on the GP100. It thus has many more registers and supports more threads, warps, and thread blocks compared with previous Tesla generation GPUs, according to Nvidia.

Major features of the Volta SM include:

+ New mixed-precision FP16/FP32 Tensor Cores purpose-built for deep learning matrix arithmetic.

+ Enhanced L1 data cache for higher performance and lower latency.

+ Streamlined instruction set for simpler decoding and reduced instruction latencies.

+ Higher clocks and higher power efficiency.

“It has a completely different instruction set than Pascal,” remarked Bryan Catanzaro, vice president, Applied Deep Learning Research at Nvidia. “It’s fundamentally extremely different. Volta is not Pascal with Tensor Core thrown onto it – it’s a completely different processor.”

Catanzaro, who returned to Nvidia from Baidu six months ago, emphasized how the architectural changes wrought greater flexibility and power efficiency.

“It’s worth noting that Volta has the biggest change to the GPU threading model basically since I can remember and I’ve been programming GPUs for a while,” he said. “With Volta we can actually have forward progress guarantees for threads inside the same warp even if they need to synchronize, which we have never been able to do before. This is going to enable a lot more interesting algorithms to be written using the GPU, so a lot of code that you just couldn’t write before because it potentially would hang the GPU based on that thread scheduling model is now possible. I’m pretty excited about that, especially for some sparser kinds of data analytics workloads there’s a lot of use cases where we want to be collaborating between threads in more complicated ways and Volta has a thread scheduler can accommodate that.

“It’s actually pretty remarkable to me that we were able to get more flexibility and better performance-per-watt. Because I was really concerned when I heard that they were going to change the Volta thread scheduler that it was going to give up performance-per-watt, because the reason that the old one wasn’t as flexible is you get a lot of energy efficiency by ganging up threads together and having the capability to let the threads be more independent then makes me worried that performance-per-watt is going to be worse, but actually it got better, so that’s pretty exciting.”

Added Alben: “This was done through a combination of process and architectural changes but primarily architecture. This was a very significant rewrite of the processor architecture. The Tensor Core part is obviously very [significant] but even if you look at FP32 and FP64, we’re talking about 50 percent more performance in the same power budget as where we’re at with Pascal. Every few years, we say, hey we discovered something really cool. We basically discovered a new architectural approach we could pursue that unlocks even more power efficiency than we had previously. The Volta SM is a really ambitious design; there’s a lot of different elements in there, obviously Tensor Core is one part, but the architectural power efficiency is a big part of this design.”

 

Nvidia showed off three different V100 form factors at GTC: the 300 watt SXM2 (mezzanine) module; an inferencing accelerator for hyperscale that is a 150 watt full height, half length (FHHL) PCIe card about the size of a CD case; and the standard PCIe two-slot, full-length card.

DGX-1 with eight V100s

V100 GPUs will be available starting next quarter, according to Nvidia. Customers can pre-order the Volta-series DGX-1 box now for $149,000, $20,000 more than the list price for the Pascal-equipped version.

In addition to the coming DGX-1 Volta refresh, Nvidia also released the new DGX Station. Billed as a “personal supercomputer for AI development,” DGX Station provides four NVLink-connected Tesla V100s to deliver 480 (peak) Tensor teraflops in a 1,500 watt water-cooled chassis for $69,000.

Riding the wave of AI and HPC announcements made this week and on the heels of a stronger-than-expected first quarter (recording revenue of $1.94 billion with record datacenter sales of $409 million), Nvidia shares were up 18 percent as of close of market Wednesday, reaching $121.29, an all-time high.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This