InfiniBand Delivers Best Return on Investment

May 29, 2017

Higher return on investment of up to 250 Percent demonstrated on various high-performance computing applications; InfiniBand delivers up to 55 Percent higher performance Vs. Omni-Path Using half the infrastructure

 

The latest revolution in high-performance computing (HPC) is the move to a co-design architecture — a collaborative effort among industry thought leaders, academia, and manufacturers to achieve Exascale performance by taking a holistic system-level approach to achieve fundamental performance improvements. Co-design architecture exploits system efficiency and optimizes performance by creating synergies between the hardware and the software, as well as between the different hardware elements within the data center.

Industry wide, it is recognized that the CPU has reached the limits of its scalability. This has created a need for the intelligent network to act as a “co-processor”, sharing the responsibility for handling and accelerating application workloads. By placing computation for data-related algorithms on an intelligent network, it is possible to dramatically improve data center and applications performance and to improve scalability.

The new generation of smart interconnect solutions is based on a data-centric architecture, which can offload all network functions from the CPU to the network and perform computation in-transit, freeing CPU up cycles and subsequently increasing the system’s efficiency. With this new architecture, the interconnect supports the management and execution of more data algorithms within the network. This allows users to run algorithms on the data as it is being transferred within the system interconnect rather than waiting for the data to reach the CPU. Smart interconnect solutions can now deliver both In-Network Computing and In-Network Memory, representing the industry’s most advanced approach to achieve performance and scalability for high performance cluster systems.

Mellanox hardware-based acceleration technologies such as SHARP (Scalable Hierarchical Aggregation and Reduction Protocol) for offloading data reduction and data aggregation protocols, hardware-based MPI tag matching, and MPI rendezvous offload are just a few of the solutions that work together to offload a significant amount of inter-process communication-related computation, enabling data algorithm processing as the data moves.

Figure 1 - Data Centric Architecture transition from CPU-centric to Data-centric to Overcome Latency Bottlenecks
Figure 1 – Data Centric Architecture transition from CPU-centric to Data-centric to Overcome Latency Bottlenecks

The performance and scalability advantages of Mellanox interconnect solutions over Intel’s Omni-Path based solutions have been demonstrated over various applications. Testing has been conducted at different sites on production systems, comparing an InfiniBand EDR cluster to an Omni-Path connected cluster. The InfiniBand cluster includes servers with dual-socket Intel Xeon 16-core E5-2697 v4 CPUs at 2.60GHz. The Omni-Path cluster includes servers with dual-socket Intel Xeon 18-core Intel E5-2697 v4 CPUs at 2.30 GHz. Although there exists a small difference between the CPU frequencies, it is very possible to compare the scaling performance of the two clusters. As the following two cases clearly demonstrate, InfiniBand offers dramatically higher performance and lowers total cost of ownership.

Case I: NAMD

NAMD is a molecular dynamics application for chemistry and chemical biology. Figure 1 below shows test results for the standard ApoA1 benchmark of NAMD. As can be seen, a 64-node InfiniBand cluster delivered an impressive 250 percent higher performance than a 64-node Omni-Path cluster. Furthermore, if the same benchmark is run on an InfiniBand cluster, with half the number of servers (32 nodes), the InfiniBand cluster delivered 55 percent higher performance than the 64-node Omni-Path cluster.

Figure 2 - InfiniBand vs. Omni-Path Performance Comparison over NAMD
Figure 2 – InfiniBand vs. Omni-Path Performance Comparison over NAMD

Case II: GROMACS

GROMACS is a molecular dynamics package used for simulations of proteins, lipids and nucleic acids. Figure 2 below shows test results for an industry standard benchmark simulation of lignocellulose. As can be seen, a 128-node InfiniBand cluster delivered 136 percent higher performance than a 128-node Omni-Path cluster. Furthermore, if the same benchmark is run on an InfiniBand cluster with half the number of servers (64 nodes), the InfiniBand cluster still delivered 33 percent higher performance than the 128-node Omni-Path cluster.

Figure 3 - InfiniBand vs. Omni-Path Performance Comparison over GROMACS
Figure 3 – InfiniBand vs. Omni-Path Performance Comparison over GROMACS

Both applications require fast and efficienct interprocess communications. The ability of InfiniBand to run a large portion of the MPI communication layer within the network greatly boosts the performance and scalability attainable from the HPC infrastructure. In both test cases, InfiniBand delivers higher performance (250 percent higher in the NAMD case, and 136 percent in the GROMACS case) versus Omni-Path – for the same-sized cluster job. Of equal import, in both cases InfiniBand delivered higher performance with only half the number of servers (for NAMD, a 32-node InfiniBand cluster delivered 55 percent higher performance than a  64-node Omni-Path cluster; and for GROMACS, a 64-node InfiniBand cluster delivered 33 percent higher performance than a 128-node Omni-Path cluster).

Mellanox has more than 17 years of experience designing high-speed communication fabrics. Today, Mellanox is a leading supplier of end-to-end Ethernet and InfiniBand intelligent interconnect solutions and services for servers, storage, and hyper-converged infrastructure. Mellanox intelligent interconnect solutions increase data center efficiency by providing the highest throughput and lowest latency, delivering data faster to applications and unlocking system performance. For more information, please visit: http://www.mellanox.com/solutions/hpc/.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This