OpenSuCo: Advancing Open Source Supercomputing at ISC

By Tiffany Trader

June 15, 2017

As open source hardware gains traction, the potential for a completely open source supercomputing system becomes a compelling proposition, one that is being investigated by the International Workshop on Open Source Supercomputing (OpenSuCo). Ahead of OpenSuCo’s inaugural workshop taking place at ISC 2017 in Frankfurt, Germany, next week, HPCwire reached out to program committee members Anastasiia Butko and David Donofrio of Lawrence Berkeley National Laboratory to learn more about the effort’s activities and vision.

HPCwire: Please introduce “OpenSuCo” — what are your goals and objectives?

OpenSuCo: As we approach the end of MOSFET scaling, the HPC community needs a way to continue performance scaling. One way of providing that scaling is by providing more specialized architectures tailored for specific applications. In order to make possible the specification and verification of these new architectures, more rapid prototyping methods need to be explored. At the same time, these new architectures need software stacks and programming models to be able to actually use these new designs.

There has been a consistent march toward open source for each of these components. At the node hardware level, Facebook has launched the Open Compute Project; Intel has launched OpenHPC, which provides software tools to manage HPC systems. However, each of these efforts use closed source components in their final version. We present OpenSuCo: a workshop for exploring and collaborating on building an HPC system using open-source hardware and system software IP (intellectual property).

The goal of this workshop is to engage the HPC community and explore open-source solutions for constructing an HPC system – from silicon to applications.

Figure illustrates the progress in open source software and hardware


HPCwire: We’ve seen significant momentum for open source silicon in the last few years, with RISC-V and Open Compute Project for example, what is the supercomputing perspective on this?

OpenSuCo: Hardware specialization, specifically the creation of Systems-On-Chip (SoCs), offers a method to create cost-effective HPC architectures from off-the-shelf components. However, effectively tapping the advantages provided by SoC specialization requires the use of expensive and often closed source tools. Furthermore, the building blocks used to create the SoC may be closed source, limiting customization. This often leaves SoC design methodologies outside the reach of many academics and DOE researchers. The case for specialized accelerators can also be made from an economic sense as, in contrast to historical trends, the energy consumed per transistor has been holding steady, while the cost (in dollars) per transistor has been steadily decreasing, implying that we will soon be able to pack more transistors into a given area than can be simultaneously operated.

From an economic standpoint, we are witnessing an explosion of highly cost-sensitive and application-specific IoT (internet of things) devices. The developers of these devices face a stark choice: spend millions on a commercial license for processors and other IP or face the significant risk and cost (in both development time and dollars) of developing custom hardware. Similar parallels can be drawn to the low-volume and rapid design needs found in many scientific and government applications. By developing a low cost and robust path to the generation of specialized hardware, we can support the development and deployment of application-tailored processors across many DOE mission areas.

The design methodologies traditionally focused for use in these cost sensitive design flows can be applied to high-end computing due to the emergence of embedded IP offering HPC-centric capabilities, such as double-precision floating point, 64-bit address capability, and options for high performance I/O and memory interfaces. The SoC approach, coupled with highly accessible open source flows, will allow chip designers to include only features they want, excluding those not utilized by mainstream HPC systems. By pushing customization into the chip, we can create customization that is not feasible with today’s commodity board-level computing system design.

HPCwire: Despite pervasive support in tech circles not everyone is convinced of the merits of open source, what is the case for open source in high performance computing?

OpenSuCo: While many commercial tools provide technology to customize a processor or system given a static baseline, they generally provide only proprietary solutions that both restrict the level of customization that can be applied, as well as increase the cost of production. This cost is of greatest importance to low-volume or highly specialized markets, such as those found in the scientific, research, and defense applications, as large volume customers can absorb this NRE as part of their overall production. As an alternative to closed source hardware flows, open source hardware has been growing in popularity in recent years and mirrors the rise of Linux and open source software in the 1990s and early 2000s. We put forth that Open Source Hardware will drive the next wave of innovation for hardware IP.

In contrast to closed-source hardware IP and flows, a completely open framework and flow enable extreme customization and drive cost for initial development to virtually zero. Going further, by leveraging community-supported and maintained technology, it is possible to also incorporate all of the supporting software infrastructure, compilers, debuggers, etc. that work with open source processor designs. A community-led effort also creates a support community that replaces what is typically found with commercial products and leads to more robust implementations as a greater number of users are testing and working with designs. Finally, for security purposes, any closed-source design carries an inherent risk in the inability to truly inspect all aspects of its operation. Open source hardware allows the user to inspect all aspects of its design for a thorough review of its security.

HPCwire: Even with the advances in open source hardware, a completely open source supercomputing system seems ambitious at this point. Can you speak to the reality of this goal in the context of the challenges and community support?

OpenSuCo: We agree that building a complete open-source HPC system is a daunting task, however, a system composed of an increased number of open source components is an excellent way to increase technological diversity and spur greater innovation.

The rapid growth and adoption of the RISC-V ISA is an excellent example of how a community can produce a complete and robust software toolchain in a relatively short time. While largely used in IoT devices at the moment, there are multiple efforts to extend the reach of RISC-V – in both implementations and functionality, into the HPC space.

HPCwire: What is needed on the software side to make this vision come together?

OpenSuCo: The needs and challenges of an open source-based supercomputer are not any greater than that of a traditional “closed” system. Most future systems will need to face the continuing demands of increased parallelism, shifting Flop-to-Byte ratios and an increase in the quantity and variety of accelerators. An open system may possess greater transparency and a larger user community allowing more effective and distributed development. Regardless, continued collaboration between software and hardware developers will be necessary to create the required community to support this effort. As part of the OpenSuCo workshop we hope to engage and bring together a diverse community of software and hardware architects willing to engage on the possibility of realizing this vision.

HPCwire: You’re holding a half-day workshop at ISC 2017 in Frankfurt on June 22. What is on the agenda and who should attend?

OpenSuCo: The ISC 2017 workshop agenda consists of three technical tracks:

Hardware Track

Sven Karlsson and Pascal Schleuniger (Danmarks Tekniske Universitet)

Kurt Keville (Massachusetts Institute of Technology)\Anne Elster (Norwegian University of Science and Technology)

Software Track

Hiroaki Kataoka and Ryos Suzuki

Anastasiia Butko (Berkeley Lab)

Xavier Teurel (Barcellona Supercomputing Center)

Collaboration Track

Bill Nitzberg (Altair Engineering, Inc.)

Jens Breitbart (Robert Bosch GmbH)

Antonio Peña (Barcelona Supercomputing Center)

Keynote Speaker: Alex Bradbury (University of Cambridge)

The complete agenda of the event can be found online at http://www.opensuco.community/2017/05/24/isc17-agenda/.

While many of the emerging technologies and opportunities surround the rise of open-source hardware, we would like to invite all members of the HPC community to participate in a true co-design effort in building a complete HPC system.

HPCwire: You’ll also be holding a workshop at SC17. You’ve put out a call for papers. How else can people get involved in OpenSuCo activities?

OpenSuCo: While we have long advocated for innovative and open source systems for the HPC community, we are just beginning to tackle this comprehensive solution and cannot do it alone. We welcome collaborators to help build the next generation of HPC software and hardware design flows.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This