Tech Giants Outline Battle Plans for Future HPC Market

By Doug Black

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement on at least one thing: the power consumption and latency penalties of data movement is Public Enemy No. 1. If we are to realize the promise of exascale computing for AI, data analytics and HPC, advanced scale systems must be rearchitected in ways that, above all, get data closer to compute – though precisely how to do that is a matter of major contention.

Technology strategists from Intel, Nvidia, HPE and Mellanox gathered last week at the Rocky Mountain Advanced Computing Consortium Symposium for a debate on “The Future of HPC Architecture.” Moderated by Tiffany Trader, managing editor of HPCwire, and Thomas Hauser, director of Research Computing at the University of Colorado Boulder, the panelists described their companies’ strategies for enabling exascale to become a practical, accessible reality (incidentally, IBM was invited to participate but declined).

Each of the four agrees that achieving exascale will require radical enhancements in compute capabilities. Each of the four is captivated by an architectural vision that places data, and reduction in data movement latency, at the center of the compute universe.

This means more than just putting more data into memory of increasingly gigantic capacity (we’ve heard talk of memory technology that will hold decades of data). That’s an important part of data centric computing but not all of it. It’s also about architectural schemes that shorten the connections between storage, memory and compute – whether by integrating memory and interconnect functions within a multi-capability processor (Intel’s Scalable System Framework), or by distributing compute to wherever data is located in the compute ecosystem – whether it’s in memory, in storage, in the network, at the edge.

This is a critical part of the strategy for deliveringe exascale systems that will power the increasingly powerful forms of AI to come. AI is candy for technology strategists at the upper echelons of business, scientific research, national defense and government, and the four technology companies represented at the RMACC panel (along with hundreds of other vendors) are the confectioners determined to deliver it.

From left, Bill Magro of Intel, Marc Hamilton of Nvidia, Jerry Lotto of Mellanox, Mike Vildibill of HPE

Of course, how that architecture is cobbled together will be the key technology battleground of the coming decade. It’s all in the details. There are many ideas of dispersing and parallelizing computing power via architectural schemes, though not necessarily lots of agreement. Looked at one way, Intel seems to be moving toward a camp of its own under the umbrella of its tightly integrated Scalable Systems Framework. In another camp is Nvidia, HPE and Mellanox, where compute has vacated the center and is distributed throughout the system, wherever data resides.

“Distributed computing anywhere data lives is going to be the key to the future,” said Jerry Lotto, director HPC and technical computing at Mellanox. In response to this definitive statement, HPE’s Mike Vildibill, VP, Advanced Technologies Group, joked “Well, I’m trying desperately to have a different opinion from my colleagues….”

A central theme of the discussion, one universally agreed upon, was not just how to achieve exascale computing but how to make it relevant, accessible and practical for a broad array of workloads throughout public and private sector elements of the HPC community. The difficulties of scaling the exascale summit are immense.

Let’s consider power consumption. Vildibill put it into perspective by saying that if each system on the list of the world’s Top500 supercomputers is considered a node, the cumulative compute power of that system is roughly an exaflop of peak performance – from a system that consumes more than 650 megawatts of power (the output of a large nuclear power plant).

Clearly, greater efficiencies will have to be made if an exascale system is delivered in the 2022-23 timeframe with a footprint that fits into a reasonably sized data center that consumes 20-30MW. “That requirement alone is fundamentally driving a lot of development we’re doing at HPE,” Vildibill said, “…driving some very significant changes in system architecture done in a way that we can maintain legacy and we can still run our favorite MPI codes, but also address how data movement occurs within large-scale systems.”

“The power analysis we’ve done – and everyone’s done it and come to pretty much the same conclusion – is that something different needs to be done in the way we compute, the way we couple computation together,” said Bill Magro, an Intel Fellow and chief technologist, high performance computing software.

Specifically addressing data movement in HPC systems, he said, “Every time you move data you incur a latency, and the further the parts are apart in the system or even in a node, you suffer that latency.”

“You need programming models and compute engines that avoid moving data,” Magro said, “you need fabrics that have very efficient protocols driven by the needs of HPC to minimize back and forth traffic, whether it be for payloads, protocols or even just guarding the integrity of the data. These are the things we’re looking at.

All of this has brought about profound change in Intel’s HPC strategy, he said. It’s part of the reason Intel now describes itself as a data-centric company.

“Intel’s history has been to drive compute up and up and up,” Magro said. “But we realized a few years ago that compute actually isn’t the hardest problem, it’s everything that’s wrapped around the compute, giving (the system) balance: memory technology, fabric, storage.

“We’re trying to approach this with a systems point of view, even though we’re not a systems company,” he said, alluding to Intel’s Scalable System Framework, “because we don’t think you can get to exascale by working on components individually.”

Marc Hamilton, VP, solutions architecture and engineering at Nvidia, said the company addresses latency problems in part via a heterogeneous architecture, called “fat nodes,” in which “you have a latency-optimized core, such as a CPU, combined with a throughput-optimized core, such as a GPU” within a single system that minimizes data movement.

“You’re always going to be able to move data faster on a piece of silicon or on a motherboard than over a network,” he said.

Mellanox’s Lotto discussed taking latency out of networks by adding intelligence and compute within them.

“Traditionally, we had CPU-centric networks,” Lotto said. “The idea was that the network was basically a passive component of a cluster, that data was going to be delivered to end points in order for computation to take place. We’re trying to move toward a more data centric model for computing by enabling network devices to actually contribute to the computational load. We can offload a lot of the computational capacity from the CPU to the network.”

He cited a raft of technologies under development by Mellanox, including SHARPSHIELD and other products, designed with the goal reducing the latency of communications frameworks like MPI down by an order of magnitude, to 3 or 4 microseconds.

Lotto expanded on these remarks to say that while processing will go wherever data exists, there also will be “coexistence” of applications and workloads within a learning environment.

“We think exascale isn’t going to look like today’s systems in terms of usages,” he said. “It’s not just going to be simulation and modeling any more. It’s going to be simulation and modeling sitting alongside machine learning and AI, sitting alongside high performance data analytics. And not just the workloads coexisting but also interacting through workflows.”

He offered a hypothetical scenario in which a scientist is conducting real time analytics on a perishable sample, and then adjusting the scientific instrument based on data as it, in real time, comes to the scientist.

“Those are types of workloads we’re focusing on, and those have broad implications for systems architecture,” Lotto said. “Not just in terms of how they coexist and connect through resource managers, but also how we make those frameworks take advantage of the core compute and fabric that sits underneath.”

But Intel’s Magro emphasized the physical limits involved in architectural design and the choices that those limits impose on vendors.

“We all have the same fundamental limits on how large a chip we can build, and that means we’re all forced to decide how to use that real estate,” he said. “So there’s a key tension, which is if I come up with something like a dedicated Tensor engine that’s wonderful and perfect for machine learning and I dedicate an area to that, by construction I’m harming the rest of HPC. So what we need to do is find the right balance of what will benefit the most from deep integration, what will be on a motherboard and what can be at the other end of the fabric. That’s where a lot of the tension is.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em, and grill ‘em about their clusters and how they’re doi Read more…

By Dan Olds

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open question. The latest geo-region to throw its hat in the quantum co Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshop Read more…

By Andrew Jones

HPE Extreme Performance Solutions

HPE Wins “Best HPC Server” for the Apollo 6000 Gen10 System

Hewlett Packard Enterprise (HPE) was nominated for 14 HPCwire Readers’ and Editors’ Choice Awards—including “Best High Performance Computing (HPC) Server Product or Technology” and “Top Supercomputing Achievement.” The HPE Apollo 6000 Gen10 was named “Best HPC Server” of 2017. Read more…

Turnaround Complete, HPE’s Whitman Departs

November 22, 2017

Having turned around the aircraft carrier the Silicon Valley icon had become, Meg Whitman is leaving the helm of a restructured Hewlett Packard. Her successor, technologist Antonio Neri will now guide what Whitman assert Read more…

By George Leopold

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em Read more…

By Dan Olds

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC Read more…

By Andrew Jones

SC Bids Farewell to Denver, Heads to Dallas for 30th Anniversary

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

SC17 Booth Video Tours

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Share This