Tech Giants Outline Battle Plans for Future HPC Market

By Doug Black

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement on at least one thing: the power consumption and latency penalties of data movement is Public Enemy No. 1. If we are to realize the promise of exascale computing for AI, data analytics and HPC, advanced scale systems must be rearchitected in ways that, above all, get data closer to compute – though precisely how to do that is a matter of major contention.

Technology strategists from Intel, Nvidia, HPE and Mellanox gathered last week at the Rocky Mountain Advanced Computing Consortium Symposium for a debate on “The Future of HPC Architecture.” Moderated by Tiffany Trader, managing editor of HPCwire, and Thomas Hauser, director of Research Computing at the University of Colorado Boulder, the panelists described their companies’ strategies for enabling exascale to become a practical, accessible reality (incidentally, IBM was invited to participate but declined).

Each of the four agrees that achieving exascale will require radical enhancements in compute capabilities. Each of the four is captivated by an architectural vision that places data, and reduction in data movement latency, at the center of the compute universe.

This means more than just putting more data into memory of increasingly gigantic capacity (we’ve heard talk of memory technology that will hold decades of data). That’s an important part of data centric computing but not all of it. It’s also about architectural schemes that shorten the connections between storage, memory and compute – whether by integrating memory and interconnect functions within a multi-capability processor (Intel’s Scalable System Framework), or by distributing compute to wherever data is located in the compute ecosystem – whether it’s in memory, in storage, in the network, at the edge.

This is a critical part of the strategy for deliveringe exascale systems that will power the increasingly powerful forms of AI to come. AI is candy for technology strategists at the upper echelons of business, scientific research, national defense and government, and the four technology companies represented at the RMACC panel (along with hundreds of other vendors) are the confectioners determined to deliver it.

From left, Bill Magro of Intel, Marc Hamilton of Nvidia, Jerry Lotto of Mellanox, Mike Vildibill of HPE

Of course, how that architecture is cobbled together will be the key technology battleground of the coming decade. It’s all in the details. There are many ideas of dispersing and parallelizing computing power via architectural schemes, though not necessarily lots of agreement. Looked at one way, Intel seems to be moving toward a camp of its own under the umbrella of its tightly integrated Scalable Systems Framework. In another camp is Nvidia, HPE and Mellanox, where compute has vacated the center and is distributed throughout the system, wherever data resides.

“Distributed computing anywhere data lives is going to be the key to the future,” said Jerry Lotto, director HPC and technical computing at Mellanox. In response to this definitive statement, HPE’s Mike Vildibill, VP, Advanced Technologies Group, joked “Well, I’m trying desperately to have a different opinion from my colleagues….”

A central theme of the discussion, one universally agreed upon, was not just how to achieve exascale computing but how to make it relevant, accessible and practical for a broad array of workloads throughout public and private sector elements of the HPC community. The difficulties of scaling the exascale summit are immense.

Let’s consider power consumption. Vildibill put it into perspective by saying that if each system on the list of the world’s Top500 supercomputers is considered a node, the cumulative compute power of that system is roughly an exaflop of peak performance – from a system that consumes more than 650 megawatts of power (the output of a large nuclear power plant).

Clearly, greater efficiencies will have to be made if an exascale system is delivered in the 2022-23 timeframe with a footprint that fits into a reasonably sized data center that consumes 20-30MW. “That requirement alone is fundamentally driving a lot of development we’re doing at HPE,” Vildibill said, “…driving some very significant changes in system architecture done in a way that we can maintain legacy and we can still run our favorite MPI codes, but also address how data movement occurs within large-scale systems.”

“The power analysis we’ve done – and everyone’s done it and come to pretty much the same conclusion – is that something different needs to be done in the way we compute, the way we couple computation together,” said Bill Magro, an Intel Fellow and chief technologist, high performance computing software.

Specifically addressing data movement in HPC systems, he said, “Every time you move data you incur a latency, and the further the parts are apart in the system or even in a node, you suffer that latency.”

“You need programming models and compute engines that avoid moving data,” Magro said, “you need fabrics that have very efficient protocols driven by the needs of HPC to minimize back and forth traffic, whether it be for payloads, protocols or even just guarding the integrity of the data. These are the things we’re looking at.

All of this has brought about profound change in Intel’s HPC strategy, he said. It’s part of the reason Intel now describes itself as a data-centric company.

“Intel’s history has been to drive compute up and up and up,” Magro said. “But we realized a few years ago that compute actually isn’t the hardest problem, it’s everything that’s wrapped around the compute, giving (the system) balance: memory technology, fabric, storage.

“We’re trying to approach this with a systems point of view, even though we’re not a systems company,” he said, alluding to Intel’s Scalable System Framework, “because we don’t think you can get to exascale by working on components individually.”

Marc Hamilton, VP, solutions architecture and engineering at Nvidia, said the company addresses latency problems in part via a heterogeneous architecture, called “fat nodes,” in which “you have a latency-optimized core, such as a CPU, combined with a throughput-optimized core, such as a GPU” within a single system that minimizes data movement.

“You’re always going to be able to move data faster on a piece of silicon or on a motherboard than over a network,” he said.

Mellanox’s Lotto discussed taking latency out of networks by adding intelligence and compute within them.

“Traditionally, we had CPU-centric networks,” Lotto said. “The idea was that the network was basically a passive component of a cluster, that data was going to be delivered to end points in order for computation to take place. We’re trying to move toward a more data centric model for computing by enabling network devices to actually contribute to the computational load. We can offload a lot of the computational capacity from the CPU to the network.”

He cited a raft of technologies under development by Mellanox, including SHARPSHIELD and other products, designed with the goal reducing the latency of communications frameworks like MPI down by an order of magnitude, to 3 or 4 microseconds.

Lotto expanded on these remarks to say that while processing will go wherever data exists, there also will be “coexistence” of applications and workloads within a learning environment.

“We think exascale isn’t going to look like today’s systems in terms of usages,” he said. “It’s not just going to be simulation and modeling any more. It’s going to be simulation and modeling sitting alongside machine learning and AI, sitting alongside high performance data analytics. And not just the workloads coexisting but also interacting through workflows.”

He offered a hypothetical scenario in which a scientist is conducting real time analytics on a perishable sample, and then adjusting the scientific instrument based on data as it, in real time, comes to the scientist.

“Those are types of workloads we’re focusing on, and those have broad implications for systems architecture,” Lotto said. “Not just in terms of how they coexist and connect through resource managers, but also how we make those frameworks take advantage of the core compute and fabric that sits underneath.”

But Intel’s Magro emphasized the physical limits involved in architectural design and the choices that those limits impose on vendors.

“We all have the same fundamental limits on how large a chip we can build, and that means we’re all forced to decide how to use that real estate,” he said. “So there’s a key tension, which is if I come up with something like a dedicated Tensor engine that’s wonderful and perfect for machine learning and I dedicate an area to that, by construction I’m harming the rest of HPC. So what we need to do is find the right balance of what will benefit the most from deep integration, what will be on a motherboard and what can be at the other end of the fabric. That’s where a lot of the tension is.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire