DARPA Pledges Another $300 Million for Post-Moore’s Readiness

By Tiffany Trader

September 14, 2017

Yesterday, the Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s law technologies that will benefit military and commercial users and contribute crucially to national security in the 2025 to 2030 time frame.

First made public in June (see HPCwire coverage here), ERI took shape over the summer as DARPA’s Microsystems Technology Office sought community involvement on the path forward for future progress in electronics. Based on that input, DARPA developed six new programs which are part of the overall larger vision of the Electronic Resurgence Initiative. The six programs are detailed in three Broad Agency Announcements (BAAs) published yesterday on FedBizOpps.gov. Each of the BAAs correlates to one of the ERI research pillars: materials and integration, circuit design, and systems architecture.

Planned investment is in the range of $200 million a year over four years. “ERI Page 3 Investments” refers to research areas that Gordon Moore predicted would become important for future microelectronics progress, cited on page 3 of Moore’s famous 1965 paper, “Cramming More Components onto Integrated Circuits.”

Also joining the ERI portfolio are several existing DARPA programs (including HIVE and CHIPS) as well as the Joint University Microelectronics Program (JUMP), a research effort in basic electronics education co-funded by DARPA and Semiconductor Research Corporation (SRC), an industry consortium based in Durham, N.C.

DARPA says that with the official roll out of the Electronics Resurgence Initiative, it “hopes to open new innovation pathways to address impending engineering and economics challenges that, if left unanswered, could challenge what has been a relentless half-century run of progress in microelectronics technology.”

DARPA is of course referring to the remarkable engine of innovation that is Moore’s law. Gordon Moore’s 1965 observation that transistor densities were doubling at roughly 24-month intervals set the stage for five decades of faster and cheaper microelectronics. But as node feature sizes approach the fundamental limits of physics, the design work and fabrication becomes ever more complex and expensive, jeopardizing the economic benefits of Moore’s dictum.

It’s something of a grand experiment, explained Bill Chappell, director of the Agency’s Microsystems Technology Office (MTO) in a press call, referring to the scale and scope of the Electronics Resurgence Initiative. DARPA has packaged up into one large announcement six different programs (released in three Broad Agency Announcements – BAAs — on FBO.gov). The six different programs will in sum receive $75 million in investment over the next year alone and on the order of $300 million over four years. Like all DARPA programs, the longevity and funding levels of these programs will be tied to performance.

“If we see that we’re getting broad resonance within the commercial industry and within the DoD industry, and unique partnerships are forming and/or unique capabilities are popping up for national defense, it will continue with the expectation or even grow,” said Chappell.

The DoD is finding it increasingly difficult to manufacture and design circuits, partly due to Moore’s law slowdowns and partly due to the scale of designs. “We are victim of our own success in that we have so many transistors available that we now have another problem which is complexity, complexity of manufacturing and complexity of design,” said Chappell. “So whether Moore’s law ends or not, at the DoD, from a niche development perspective we already have a problem on our hands. And we’re sharing that with the commercial world as well; you see a lot of mergers and acquisitions and tumult in the industry as they try to also grapple with some of the similar problems and the manpower required to get a design from concept into a physical product.”

Here’s a rundown on the six programs organized by their research thrust:

Materials and Integration (link)

  • Three Dimensional Monolithic System-on-a-Chip (3DSoC): Develop 3D monolithic technology that will enable > 50X improvement in SoC digital performance at power.
  • Foundations Required for Novel Compute (FRANC): Develop the foundations for assessing and establishing the proof of principle for beyond von Neumann compute topologies enabled by new materials and integration.

Design (link)

  • Intelligent Design of Electronic Assets (IDEA): “No human in the loop” 24-hour layout generation for mixed signal integrated circuits, systems-in-package, and printed circuit boards.
  • Posh Open Source Hardware (POSH): An open source System on Chip (SoC) design and verification eco-system that enables cost effective design of ultra-complex SoCs.

Novel Computing Architectures (link)

  • Software Defined Hardware (SDH): Build runtime reconfigurable hardware and software that enables near ASIC performance without sacrificing programmability for data-intensive algorithms.
  • Domain-Specific System on Chip (DSSoC): Enable rapid development of multiapplication systems through a single programmable device.

Chappell gave additional context for the Software Defined Hardware program, noting that it will look at course-grained reprogrammability specifically for big data programs. “We have the TPU and the GPU for dense problems, for dense searches, and dense matrix manipulation. We have recently started the HIVE program, which does sparse graph search. But the big question that still exists is what if you have a dense and sparse dataset? We don’t have a chip under development or even concepts that are very good at doing both of those types of datasets.”

What DARPA is envisioning is a reprogrammable system, or chip, that is intelligent enough and has an intelligent enough just in time compiler to recognize the data and type of data it needs to operate on and reconfigure itself to the need of that moment. DARPA has done seedlings to demonstrate that it’s feasible but “it’s still a DARPA-hard concept to pull off,” said Chappell.

DARPA will hold a number of Proposers Days to meet with interested researchers. The FRANC program of the Materials and Integration thrust will be run in the form of a webinar on Sept.15 and that thrust’s other program, 3DsoC, will take place at DARPA headquarters in Arlington, Va., on Sept. 22. The Proposers Day for the Architectures thrust’s two programs, DSSoC and SDH, will take place near DARPA headquarters in Arlington, Va., on Sept. 18 and 19, respectively. The Proposers Days for both programs in the Design thrust—IDEA and POSH—will take place on Sept. 22, in Mountain View, Calif. Details about all of these Proposers Day events and how to register are included in this Special Notice, DARPA-SN-17-75, posted on FBO.gov.

Asked about the goals for ERI writ large, Chappell said, “Overall success will look like we’ve invented the ideas that will be part of that 2025 and 2030 electronics community in such a way that both our defense base has better access to technology, better access to IP, better design services and capabilities than they have today because of these relationships that we are trying to build while simultaneously US interests in electronics in regards to economic development, maintaining our dominant global position is secured because of the new ideas that we are creating through these investments.

“These $75 million next year and $300 million over the course of the next four years that we’re planning is for very far-out research which often times is not something that a commercial entity can do because of its speculative nature and/or not something the DoD can do because it isn’t necessarily solving a today problem, but a tomorrow problem.”

DARPA is known for funding high-risk, high-reward R&D with broad commercial impact, helping to invent both the Internet and GPS.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

ISC21 Cluster Competition Bracketology

June 18, 2021

For the first time ever, cluster competition experts have gathered together for an actual seeding reveal for the ISC21 Student Cluster Competition. What’s this, you ask? It’s where bona fide student cluster competi Read more…

OSC Enables On-Demand HPC for Automotive Engineering Firm

June 18, 2021

In motorsports, vehicle designers are constantly looking for the tiniest sliver of time to shave off through some clever piece of engineering – but as the low-hanging fruit gets snatched up, those advances are getting Read more…

PNNL Researchers Unveil Tool to Accelerate CGRA Development

June 18, 2021

Moore’s law is in decline due to the physical limits of transistor chips, putting an expiration date on a hitherto-perennial exponential trend in computing power – and leaving hardware developers scrambling to contin Read more…

TU Wien Announces VSC-5, Austria’s Most Powerful Supercomputer

June 17, 2021

Austria is getting a new top supercomputer: VSC-5, the latest iteration of the Vienna Scientific Cluster. The news was announced by VSC-5’s soon-to-be home, TU Wien (also known as the Vienna University of Technology). Read more…

Supercomputing Helps Advance Hydrogen Energy Research

June 16, 2021

Hydrogen energy has long remained an elusive target of the renewable energy industry, promising clean, carbon-free energy that would allow for rapid refueling, unlike current battery-based electric vehicles. Hydrogen-bas Read more…

AWS Solution Channel

Accelerating research and development for new medical treatments

Today, more than 290,000 researchers in France are working to provide better support and care for patients through modern medical treatment. To fulfill their mission, these researchers must be equipped with powerful tools. Read more…

FF4EuroHPC Initiative Highlights Results of First Open Call

June 16, 2021

EuroHPC is kicking into high gear, with seven of its first eight systems detailed – and one of them already operational. While the systems are, perhaps, the flashiest endeavor of the European Commission’s HPC effort, Read more…

TU Wien Announces VSC-5, Austria’s Most Powerful Supercomputer

June 17, 2021

Austria is getting a new top supercomputer: VSC-5, the latest iteration of the Vienna Scientific Cluster. The news was announced by VSC-5’s soon-to-be home, T Read more…

Catching up with ISC 2021 Digital Program Chair Martin Schulz

June 16, 2021

Leibniz Research Centre (LRZ)’s content creator Susanne Vieser interviews ISC 2021 Digital Program Chair, Prof. Martin Schulz to gain an understanding of his ISC affiliation, which is outside his usual scope of work at the research center and the Technical University of Munich. Read more…

Intel Debuts ‘Infrastructure Processing Unit’ as Part of Broader XPU Strategy

June 15, 2021

To boost the performance of busy CPUs hosted by cloud service providers, Intel Corp. has launched a new line of Infrastructure Processing Units (IPUs) that take Read more…

ISC Keynote: Glimpse into Microsoft’s View of the Quantum Computing Landscape

June 15, 2021

Looking for a dose of reality and realistic optimism about quantum computing? Matthias Troyer, Microsoft distinguished scientist, plans to do just that in his ISC2021 keynote in two weeks – Quantum Computing: From Academic Research to Real-world Applications. He notes wryly that classical... Read more…

A Carbon Crisis Looms Over Supercomputing. How Do We Stop It?

June 11, 2021

Supercomputing is extraordinarily power-hungry, with many of the top systems measuring their peak demand in the megawatts due to powerful processors and their c Read more…

Honeywell Quantum and Cambridge Quantum Plan to Merge; More to Follow?

June 10, 2021

Earlier this week, Honeywell announced plans to merge its quantum computing business, Honeywell Quantum Solutions (HQS), which focuses on trapped ion hardware, Read more…

ISC21 Keynoter Xiaoxiang Zhu to Deliver a Bird’s-Eye View of a Changing World

June 10, 2021

ISC High Performance 2021 – once again virtual due to the ongoing pandemic – is swiftly approaching. In contrast to last year’s conference, which canceled Read more…

Xilinx Expands Versal Chip Family With 7 New Versal AI Edge Chips

June 10, 2021

FPGA chip vendor Xilinx has been busy over the last several years cranking out its Versal AI Core, Versal Premium and Versal Prime chip families to fill customer compute needs in the cloud, datacenters, networks and more. Now Xilinx is expanding its reach to the booming edge... Read more…

AMD Chipmaker TSMC to Use AMD Chips for Chipmaking

May 8, 2021

TSMC has tapped AMD to support its major manufacturing and R&D workloads. AMD will provide its Epyc Rome 7702P CPUs – with 64 cores operating at a base cl Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

CERN Is Betting Big on Exascale

April 1, 2021

The European Organization for Nuclear Research (CERN) involves 23 countries, 15,000 researchers, billions of dollars a year, and the biggest machine in the worl Read more…

Iran Gains HPC Capabilities with Launch of ‘Simorgh’ Supercomputer

May 18, 2021

Iran is said to be developing domestic supercomputing technology to advance the processing of scientific, economic, political and military data, and to strengthen the nation’s position in the age of AI and big data. On Sunday, Iran unveiled the Simorgh supercomputer, which will deliver.... Read more…

HPE Launches Storage Line Loaded with IBM’s Spectrum Scale File System

April 6, 2021

HPE today launched a new family of storage solutions bundled with IBM’s Spectrum Scale Erasure Code Edition parallel file system (description below) and featu Read more…

Quantum Computer Start-up IonQ Plans IPO via SPAC

March 8, 2021

IonQ, a Maryland-based quantum computing start-up working with ion trap technology, plans to go public via a Special Purpose Acquisition Company (SPAC) merger a Read more…

Leading Solution Providers

Contributors

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

AMD Launches Epyc ‘Milan’ with 19 SKUs for HPC, Enterprise and Hyperscale

March 15, 2021

At a virtual launch event held today (Monday), AMD revealed its third-generation Epyc “Milan” CPU lineup: a set of 19 SKUs -- including the flagship 64-core, 280-watt 7763 part --  aimed at HPC, enterprise and cloud workloads. Notably, the third-gen Epyc Milan chips achieve 19 percent... Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Can Deep Learning Replace Numerical Weather Prediction?

March 3, 2021

Numerical weather prediction (NWP) is a mainstay of supercomputing. Some of the first applications of the first supercomputers dealt with climate modeling, and Read more…

GTC21: Nvidia Launches cuQuantum; Dips a Toe in Quantum Computing

April 13, 2021

Yesterday Nvidia officially dipped a toe into quantum computing with the launch of cuQuantum SDK, a development platform for simulating quantum circuits on GPU-accelerated systems. As Nvidia CEO Jensen Huang emphasized in his keynote, Nvidia doesn’t plan to build... Read more…

Microsoft to Provide World’s Most Powerful Weather & Climate Supercomputer for UK’s Met Office

April 22, 2021

More than 14 months ago, the UK government announced plans to invest £1.2 billion ($1.56 billion) into weather and climate supercomputing, including procuremen Read more…

African Supercomputing Center Inaugurates ‘Toubkal,’ Most Powerful Supercomputer on the Continent

February 25, 2021

Historically, Africa hasn’t exactly been synonymous with supercomputing. There are only a handful of supercomputers on the continent, with few ranking on the Read more…

The History of Supercomputing vs. COVID-19

March 9, 2021

The COVID-19 pandemic poses a greater challenge to the high-performance computing community than any before. HPCwire's coverage of the supercomputing response t Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire