GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

By Tiffany Trader

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they’ve entered into a strategic partnership. The companies will develop and manufacture Ayar’s optical I/O technology using GF’s CMOS fabrication process to deliver an alternative to copper interconnects that offers 10 times higher bandwidth and up to five times lower power. As part of the agreement, GF has also invested an undisclosed amount in Ayar.

The partners say the collaboration will create unique and differentiated solutions for cloud servers, datacenters and HPC customers and will benefit from GF’s investment in 45nm CMOS technology.

Ayar Labs’ photonics devices will be manufactured on GF’s 45nm RF SOI (Radio Frequency Silicon on Insulator) process at its East Fishkill fab. GF says it expects to deliver prototype parts for Ayar Lab customers in 2018 and will be ready to support production ramp-up post successful qualification.

GlobalFoundries East Fishkill, NY, facility

Although today’s announcement marks the start of a formal direct relationship between the companies, the researchers who formed Ayar Labs have using the fab’s technology to design silicon photonics components since 2009 but they did so via multi-project wafer runs, relying on aggregators who collect designs from university groups and startups that don’t have the resources to do full wafer runs.

Ayar Labs was launched in 2016 by a group of researchers from MIT, UC Berkeley, and CU Boulder who were part of a 10-year research collaboration funded by DARPA. Their breakthrough was to put advanced electronics and optics on the same chip leading to the development of the first microprocessor chip to communicate using light, implemented via standard CMOS.

“They had a really interesting approach,” explained Alex Wright-Gladstein, CEO of Ayar Labs and one of its cofounders. “Instead of taking manufacturing methods from the optics industry which usually use materials like indium phosphide and different III-V materials, instead of using that set of techniques to make optics, they just said let’s try to use standard CMOS manufacturing, pure silicon, with no change to the standard CMOS process, and see if we can make optics work in that totally different framework and use optical I/O instead of electrical I/O, get rid of electrical I/O entirely, get rid of copper.

“While there’s been attention on longer distance optical communication, we’re doing shorter distances, trying to replace copper cables that are used inside datacenters and even the copper traces on printed circuit boards. We’re very excited about the partnership with GlobalFoundries, having their backing and validation, because it will help open up a new customer base to us and this partnership will help us qualify our products and get them into the market faster,” said Wright-Gladstein.

Source: Ayar Labs

The problem that the technology is aiming to solve is well understood in HPC circles and in the semiconductor industry. Moore’s law has driven an exponential increase in the amount of computing power you can fit on a chip while the speed at which data moves in and out of chips has only made incremental gains. Over the past few decades, that has become a bottleneck so processors and servers can process huge amounts of data but spend a lot of time waiting to send and receive data.

The DARPA-backed research effort resulted in a chip with a bandwidth density of 300 gigabits per second per square millimeter, “about 10 to 50 times greater than packaged electrical-only microprocessors currently on the market.”

The technology is well described in the inventors’ December 2015 Nature paper, which HPCwire covered here. The first two authors, Chen Sun of UC Berkeley and Mark Wade of CU Boulder, are Ayar Labs full-time cofounders. The professors who co-authored the paper are part-time cofounders MIT’s Rajeev Ram, Vladimir Stojanovic at UC Berkeley, and Miloš Popovic from CU Boulder.

Improvements have been made in terms of data rates since the paper was published, Wright-Gladstein told HPCwire: “We’ve moved to standard wavelength ranges. We’re using O-band wavelengths rather than the non-standard 1,180nm that was described in that paper, but the fundamental architecture is still using that same approach so that micro-ring resonator based approach with dense wavelength division multiplexing (DWDM) at lots of wavelengths on a single fiber.”

Ayar’s first products will support 8 and 16 wavelengths of light on a single fiber and eventually they plan to go to 32.

Ayar is implementing the technology in multi-chip modules, where you have chiplets in the same package with very short electrical links connecting them. “So it doesn’t really matter where the processor is getting made or what node it’s in,” said the CEO. “It can be a 7nm CMOS node with ultra short reach links coming out of it that just go to our very close chiplet that’s integrated in-package with that processor chip or similarly with a switch ASIC, for example. And because those electrical links are so short they are also very very low power so you end up enabling a full kit package with multiple chiplets in it that is lower power than if you were to have beefier electrical SerDes driving the signal a longer distance.”

Ayar is targeting two spaces initially: high-performance computing and the traditional datacenter. “Until now there’s always been a tradeoff between going to go to higher bandwidth in your network versus having low latencies, and we are not forcing system architects to have to make those tradeoffs,” said Wright-Gladstein, who points to the potential for speeding machine/deep learning training by enabling highly parallel models.

Ayar also believes its technology has a role to play in enabling disaggregated architectures. “Having bigger pools of processing power and memory makes it so you can be more flexible about how you allocate your jobs across your datacenter and reduce the amount of time that your resources are idling and not being used,” said the CEO.

In the big picture, Wright-Gladstein is bullish about the success of on-chip optical I/O in the datacenter, expecting that it will replace CMOS SerDes within the next 5-10 years, clarifying that “it’s just the I/O portion that I think will be replaced, the power is we’re still using CMOS for everything else.”

“It’s pretty clear that we’re at the end of CMOS electrical I/O and being able to scale electrical SerDes as we have in the past,” she continued. “25 gigabits per second per pin is where we are today and people are working on 50 gigabits per second per pin. There’s a cadence of doubling that bandwidth every few years but folks are starting to struggle with the idea of moving to 100 gigabits per second per pin electrical SerDes and it’s tough to imagine going beyond that so something else needs to come along and [Ayar] technology which offers a 10x improvement rather than the standard 2x is really going to be an enabler for that.”

Alex Wright-Gladstein

While the Ayar CEO envisions light displacing electrical communications in the near future, over the longer term, she sees opportunities for silicon photonics beyond I/O, for example in quantum computing. She relates that teams looking to use optics for quantum computing face challenges with respect to manufacturability where it’s difficult to achieve the high consistency (low variation) that optical devices demand and high yield.

“At Ayar, we get to use this massive ecosystem of CMOS manufacturing, having GlobalFoundries, a standard CMOS fab, manufacturing our chips, something that is totally unique within optics,” she says. “Most optics manufacturing is much lower volume and much lower yield, but just the fact that billions of dollars have been poured into the CMOS manufacturing ecosystem means it’s a much more reliable manufacturing flow with much better controls. So in the longer term we want to make our platform available to a wide range of different applications for optics, such as quantum computing, LIDAR imaging for self-driving cars, and many healthcare applications.”

Anthony Yu, who leads the silicon photonics business within GF, told HPCwire that the company plans to move to its next-generation 45nm photonics process in 2019. That will be a follow on to the 90nm photonics process running currently in GF’s East Fishkill facility.

“That will be a process design entirely for photonics, entirely for things like optical tranceivers and we’ll be taking up Ayar Labs technology in the pure photonics process and bringing about even more performance for both Ayar Labs and our customers,” he said.

Of course, Ayar and GF aren’t the only companies pursuing the potential and promise of silicon photonics. Intel and IBM have demonstrated multiple breakthroughs already and hyperscalers have considerable motivation to develop their own technologies. Competition is sure to be fierce.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This