Nvidia Ups Hardware Game with 16-GPU DGX-2 Server and 18-Port NVSwitch

By Tiffany Trader

March 27, 2018

Nvidia unveiled a raft of new products from its annual technology conference in San Jose today, and as expected, there was no major new silicon announcement (or any mention of what’s next on the roadmap). Chip consumers can only handle so many refreshes and V100 just came out in September – but Nvidia did have a few surprises in store for HPC hardware aficionados. The de facto server maker is announcing a higher-memory V100, an upgraded DGX server and most impressively, Nvidia’s first ever switch technology.

In front of nearly 8,000 attendees at the San Jose Convention center in a two-and-a-half hour keynote, Nvidia CEO Jensen Huang announced that the company is upgrading its Tesla V100 products (SXM and PCIe modules) to now have 32 GB of memory each, a 2X boost, to help data scientists train deeper larger models and to boost the performance of memory-constrained HPC applications.

The original V100s had 16GB GPUs with a 4-hi stack of HBM2 memory; now the chip has an 8-hi stack of HBM2. All the other stats are the same (floating point numbers, CUDA cores, thermals, electricals), which will be a relief to channel partners and end users who just made investments in the V100 and related components. The larger memory GPU helps with larger networks, enabling larger batch sizes and more training in parallel. Nvidia said it’s seeing neural machine translation and large-scale FFTs, the latter commonly used in the oil and gas industry and signal processing, executing about 50 percent faster.

Huang also unveiled the 16-GPU DGX-2 server – and like the ‘2’ in the name, the box offers delivers two petaflops at half-precision (FP16), twice the computational amperage of the first-iteration eight-GPU DGX-1 unit. So how did Nvidia pack 16-NVlinked GPUs into one server if the V100s GPUs only have 6 ports? Well that brings us to the next part of the hardware reveal: the NVLink Switch, or NVSwitch.

Nvidia’s NVSwitch

The NVSwitch extends the innovations of Nvidia’s NVLink interconnect and offers 5x higher bandwidth “than the best PCIe switch,” according to Nvidia. It’s an 18-port fully connected crossbar switch (comprised of 12 switch ASICs) that allows users to build an NVLink fabric. Each port delivers 50 GB/sec for a total of 900 GB/sec of aggregate NVLink bi-directional bandwidth in a single device. “It is a fully-connected crossbar internally – at every port connected to every other port at full speed,” said Ian Buck in a pre-announcement press briefing yesterday. “We spared no expense on the design of this to make sure we would never be limited by GPU to GPU communication.”

The DGX-2 is a monster. The 10U, 350 lb mega-server houses two boards, with eight v100s 32GBs and six NVSwitches on each, enabling the GPUs to communicate at a record 2.4 TB per second. All those GPUs and switches consume a lot of power and the entire machine can burn a turbine-spinning 10,000 watts.

The server supports both InfiniBand or 100G Ethernet and increases the system memory to 1.5 TB (LRDIMM), up from 512 GB. It has two Intel Xeon Platinum (Skylake-SP) CPUs and 30 TB of NVMe SSDs, expandable up to 60 TB. Since not every user wants to take advantage of all 16 GPUs all the time and to make the product cloud-friendly, Nvidia is announcing full KVM support, so the system can either run all 16 GPUs with NVSwitch, or it can be segmented down to a single GPU.

Nvidia announced that with DGX-2 it has taken the training time of FAIRSeq, a neural machine translation model, from 10 days (on the V100-equipped DGX-1) down to 1.5 days, a 10x improvement in six months. Nvidia claims that it would take an equivalent of about 300 Skylake servers to get that same performance into a single server.

The price tag for the DGX-2 server is $399,000 and availability is scheduled for the third quarter.

The 32GB v100 GPU is available immediately across Nvidia’s entire DGX portfolio and it will also be available from major computer manufacturers, including IBM, Cray, Hewlett Packard Enterprise, Lenovo, Supermicro and Tyan. Oracle announced that it will offer Tesla V100 32GB in the Oracle Cloud infrastructure the second half of 2018.

Nvidia also announced it has updated its deep learning stack with new versions of Nvidia CUDA, TensorRT, NCCL and cuDNN. Nvidia said it has crossed the 8 million mark for total number of CUDA downloads, more than half of those in the last year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Interface (OpenCAPI) and Open Memory Interface (OMI) to the Linux Read more…

By John Russell

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Stampede2 ‘Shocks’ with New Shock Turbulence Insights

August 19, 2019

Shockwaves play roles in everything from high-speed aircraft to supernovae – and now, supercomputer-powered research from the Texas A&M University and the Texas Advanced Computing Center (TACC) is helping to shed l Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This