Cavium Announces GA for ThunderX2; Touts OEM Support

By John Russell

May 7, 2018

Cavium today announced general availability of ThunderX2 – its second generation 64-bit Armv8-A SoC line of processor. Cavium is claiming superior price-performance versus Intel Skylake counterparts and assembled endorsements from several large systems makers including HPE, Cray, and Atos as well as from influential HPC users including Sandia National Labs and the UK’s GW4 Isambard project.

ThunderX2, of course, isn’t exactly new. When it was introduced in May 2016 as a follow-on to ThunderX, most systems builders were quite chary of saying much about their Arm development or evaluation plans for fear of irritating Intel. Point taken, noted Cavium at the time. “No one wants to annoy the 800-pound gorilla. Neither do we,” said Gopal Hegde, VP/GM, Data Center Processor Group, Cavium, to HPCwire at launch (see HPCwire Cavium Unveils ThunderX2 Plans, Reports ARM Traction is Growing).

Now, like AMD and IBM, Cavium is taking more direct and public aim at Intel’s dominance – which still is overwhelming – in trying to wrest market share away. Consider today’s announcement:

“The ThunderX2 family includes more than 40 different SKUs for both scale up and scale out applications, ranging from top bin 32 core 2.5GHz parts to 16-core 1.6GHz parts, mapping directly across Intel’s Xeon Skylake server CPUs from highest end Platinum to low end SKUs. With list prices for volume SKUs (32 core 2.2GHz and below) ranging from $1795 to $800, the ThunderX2 family offers 2-4X better performance per dollar compared to Xeon Skylake family of processors.” Nothing shy there.

 

In a HPCwire briefing before the announcement, Surya Hotha, product line marketing director, and Larry Wikelius, VP software ecosystems & solutions group, argued the market is now hungry for an x86 alternative. They contend the necessary ingredients – high performant silicon (ThunderX2), a robust Arm ecosystem of applications, tools, and key Linux distros support (Red Hat and SUSE) – are finally present.

At least one OEM, a long-time Arm collaborator, agrees. “Since the first Mont-Blanc project, our vision has been that Arm based CPUs would be a good alternative for high end servers and HPC in particular,” said Eric Eppe, global head of solution marketing and portfolio – HPC and Quantum at Atos. “The HPC community was waiting for it, BullSequana X1000 and ThunderX2’s augmented memory bandwidth are offering the best-in-class TCO for customers using memory-bound applications.”

The technical advantages being touted are memory bandwidth and capacity. Cavium has pulled together several benchmarks, some done internally and others by third parties, to demonstrate ThunderX2 strength.

Of particular interest to the HPC community are several benchmarks run by the GW4 Isambard project. Simon McIntosh-Smith, leader of the GW4 Isambard project and professor of high performance computing at the University of Bristol, is quoted in the announcement, “We are running a set of widely used HPC science codes on prototype ThunderX2 platforms, and we are seeing impressive performance out of the box, competitive with high end, latest generation server CPUs. We are looking forward to deploying our production scientific workloads on ThunderX2 based production platforms.”

 

 

It will be interesting to watch how the number of OEM/ODMs supporting Arm and Cavium (or other Arm silicon suppliers) changes. Bulleted here are most of the testimonial quotes assembled by Cavium for the announcement:

  • Atos. “We’ve been working on ThunderX2 since its inception, it is now ready for prime time and we are really excited by this great step towards delivering Arm-based HPC platforms to our customers,” said Agnès Boudot – VP HPC & Quantum, Atos. “We have a long term strategic engagement with Arm and Cavium, which will lead the way to our Exascale Program.”
  • Cray. Fred Kohout, senior vice president of products and chief marketing officer at Cray said, “[C]ray is the only system partner that has developed an enhanced programming environment and compilers specifically for the Cavium ThunderX2 Arm processor.”
  • HPE. “We are impressed with the customer response to our early deployments of HPE Apollo 70 servers utilizing Cavium’s ThunderX2 Arm processors,” said Bill Mannel, vice president and general manager of High Performance Computing and Artificial Intelligence at HPE. “The ThunderX2 processor provides excellent compute and memory performance that is critical for our HPE Apollo 70 customers and the applications they depend on.”
  • Microsoft. Leendert van Doorn, distinguished engineer, Microsoft Azure, Microsoft Corp. said, “We congratulate Cavium on bringing a two-socket, highly competitive Arm server to the market that can address demanding workloads. We have contributed the design of the ThunderX2 motherboard for Microsoft’s Project Olympus specification to the Open Compute Project and we look forward to further optimizing our internal cloud services workloads for ThunderX2.”
  • Sandia. “Sandia has been actively testing a range of key codes and applications on ThunderX2 as part of our ASC Advanced Architecture Testbed project,” said Jim Laros, Principal Member of Technical Staff at Sandia National Laboratories. “Sandia’s experience with ThunderX2 to date has significantly accelerated our ability to expand our compute environment to support the Armv8 based system architecture along with optimized software solutions that are key to our research and development community.”

It’s probably worth noting that HPE isn’t a stranger to Arm and was enthusiastic at the launch (September 29, 2014) of its Proliant Moonshot Arm-based cartridge but very quiet about the product line when demand failed to materialize. At launch, then senior vice president and general manager, servers and networking, HP, Antonio Neri said, “Arm technology will change the dynamics of how enterprises build IT solutions to quickly address customer challenges. HP’s history, culture of innovation and proven leadership in server technology position us as the most qualified player to empower customers with greater choice in the server marketplace.”

It’s impossible to call all technology or market turns correctly but for the moment there seems to be more energy around diverse microprocessor offerings than in a long time and OEMs and ODMs seem less wary of bucking the status quo. Stay tuned.

ThunderX specs and features as reported by Cavium:  

“The ThunderX2 processor family is a single chip system on a chip (SoC). Key ThunderX2 features include:

  • Single chip system on a chip (SoC) server CPU
  • Core and socket level performance comparable to highest end Xeon Skylake Platinum CPUs
  • Second generation of full custom Cavium Arm core
    • Quad Issue, Fully Out of Order
    • Full SMT support – 1, 2, 4 threads per core
    • Up to 2.5 GHz in normal mode, up to 3 GHz in Turbo mode
    • 3X single thread performance compared to ThunderX®
  • Up to 32 cores per socket delivering > 2.5-3X socket level performance compared to ThunderX
  • Cache:
    • 32 KB L1 instruction and data cache, 256KB L2 per core
    • 32 MB distributed L3 cache
  • Advanced server class RAS features covering memory, CPU, cache, CCPI2 and PCIe interfaces
  • Advanced power management
    • On-chip management engine for dynamic voltage and frequency scaling across the chip
    • Full Turbo mode support
  • Single and dual socket configuration support using 2nd generation of Cavium Coherent Interconnect with > 2.5X coherent bandwidth compared to ThunderX
  • System Memory
    • 8 DDR4 memory controllers per socket
    • Dual DIMM per memory controller, for a total of 16 DIMMs per socket
    • Up to 4 TB of memory in dual socket configuration
    • 33% higher memory bandwidth and memory capacity compared to Xeon Skylake Platinum CPUs
  • Flexible IO:
    • Integrated 56 lanes of PCIe Gen3 interfaces, x1, x4, x8 and x16 support, 14 integrated PCIe controllers
    • Integrated SATAv3, GPIOs, USB interfaces
    • 16% higher IO bandwidth compared to Xeon Skylake Platinum CPUs”

Link to announcement: https://www.cavium.com/news/cavium-announces-thunderx2-general-availability

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign European computing: its first European factory, housed in the C Read more…

Hyperion Study Tracks Rise and Impact of Linux Supercomputers

May 17, 2022

That supercomputers produce impactful, lasting value is a basic tenet among the HPC community. To make the point more formally, Hyperion Research has issued a new report, The Economic and Societal Benefits of Linux Super Read more…

ECP Director Doug Kothe Named ORNL Associate Laboratory Director

May 16, 2022

The Department of Energy's Oak Ridge National Laboratory (ORNL) has selected Doug Kothe to be the next Associate Laboratory Director for its Computing and Computational Sciences Directorate (CCSD), HPCwire has learned. K Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Person to Watch. In this exclusive Q&A, Culhane covers her Read more…

AWS Solution Channel

shutterstock 1103121086

Encoding workflow dependencies in AWS Batch

Most users of HPC or Batch systems need to analyze data with multiple operations to get meaningful results. That’s really driven by the nature of scientific research or engineering processes – it’s rare that a single task generates the insight you need. Read more…

Argonne Supercomputer Advances Energy Storage Research

May 13, 2022

The lack of large-scale energy storage bottlenecks many sources of renewable energy, such as sunlight-reliant solar power and unpredictable wind power. Researchers from Lawrence Livermore National Laboratory (LLNL) are w Read more…

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign Eur Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Per Read more…

Supercomputing an Image of Our Galaxy’s Supermassive Black Hole

May 13, 2022

A supermassive black hole called Sagittarius A* (yes, the asterisk is part of it!) sits at the center of the Milky Way. Now, for the first time, we can see it. Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Intel Extends IPU Roadmap Through 2026

May 10, 2022

Intel is extending its roadmap for infrastructure processors through 2026, the company said at its Vision conference being held in Grapevine, Texas. The company's IPUs (infrastructure processing units) are megachips that are designed to improve datacenter efficiency by offloading functions such as networking control, storage management and security that were traditionally... Read more…

Exascale Watch: Aurora Installation Underway, Now Open for Reservations

May 10, 2022

Installation has begun on the Aurora supercomputer, Rick Stevens (associate director of Argonne National Laboratory) revealed today during the Intel Vision event keynote taking place in Dallas, Texas, and online. Joining Intel exec Raja Koduri on stage, Stevens confirmed that the Aurora build is underway – a major development for a system that is projected to deliver more... Read more…

Intel’s Habana Labs Unveils Gaudi2, Greco AI Processors

May 10, 2022

At the hybrid Intel Vision event today, Intel’s Habana Labs team launched two major new products: Gaudi2, the second generation of the Gaudi deep learning training processor; and Greco, the successor to the Goya deep learning inference processor. Intel says that the processors offer significant speedups relative to their predecessors and the... Read more…

Nvidia R&D Chief on How AI is Improving Chip Design

April 18, 2022

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Facebook Parent Meta’s New AI Supercomputer Will Be ‘World’s Fastest’

January 24, 2022

Fresh off its rebrand last October, Meta (née Facebook) is putting muscle behind its vision of a metaversal future with a massive new AI supercomputer called the AI Research SuperCluster (RSC). Meta says that RSC will be used to help build new AI models, develop augmented reality tools, seamlessly analyze multimedia data and more. The supercomputer’s... Read more…

AMD/Xilinx Takes Aim at Nvidia with Improved VCK5000 Inferencing Card

March 8, 2022

AMD/Xilinx has released an improved version of its VCK5000 AI inferencing card along with a series of competitive benchmarks aimed directly at Nvidia’s GPU line. AMD says the new VCK5000 has 3x better performance than earlier versions and delivers 2x TCO over Nvidia T4. AMD also showed favorable benchmarks against several Nvidia GPUs, claiming its VCK5000 achieved... Read more…

In Partnership with IBM, Canada to Get Its First Universal Quantum Computer

February 3, 2022

IBM today announced it will deploy its first quantum computer in Canada, putting Canada on a short list of countries that will have access to an IBM Quantum Sys Read more…

Supercomputer Simulations Show How Paxlovid, Pfizer’s Covid Antiviral, Works

February 3, 2022

Just about a month ago, Pfizer scored its second huge win of the pandemic when the U.S. Food and Drug Administration issued another emergency use authorization Read more…

Nvidia Launches Hopper H100 GPU, New DGXs and Grace Superchips

March 22, 2022

The battle for datacenter dominance keeps getting hotter. Today, Nvidia kicked off its spring GTC event with new silicon, new software and a new supercomputer. Speaking from a virtual environment in the Nvidia Omniverse 3D collaboration and simulation platform, CEO Jensen Huang introduced the new Hopper GPU architecture and the H100 GPU... Read more…

PsiQuantum’s Path to 1 Million Qubits

April 21, 2022

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

Leading Solution Providers

Contributors

Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where’s Everybody Else?

April 6, 2022

MLCommons today released its latest MLPerf inferencing results, with another strong showing by Nvidia accelerators inside a diverse array of systems. Roughly fo Read more…

D-Wave to Go Public with SPAC Deal; Expects ~$1.6B Market Valuation

February 8, 2022

Quantum computing pioneer D-Wave today announced plans to go public via a SPAC (special purpose acquisition company) mechanism. D-Wave will merge with DPCM Capital in a transaction expected to produce $340 million in cash and result in a roughly $1.6 billion initial market valuation. The deal is expected to be completed in the second quarter of 2022 and the new company will be traded on the New York Stock... Read more…

Intel Announces Falcon Shores CPU-GPU Combo Architecture for 2024

February 18, 2022

Intel held its 2022 investor meeting yesterday, covering everything from the imminent Sapphire Rapids CPUs to the hotly anticipated (and delayed) Ponte Vecchio GPUs. But somewhat buried in its summary of the meeting was a new namedrop: “Falcon Shores,” described as “a new architecture that will bring x86 and Xe GPU together into a single socket.” The reveal was... Read more…

Industry Consortium Forms to Drive UCIe Chiplet Interconnect Standard

March 2, 2022

A new industry consortium aims to establish a die-to-die interconnect standard – Universal Chiplet Interconnect Express (UCIe) – in support of an open chipl Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Nvidia Acquires Software-Defined Storage Provider Excelero

March 7, 2022

Nvidia has announced that it has acquired Excelero. The high-performance block storage provider, founded in 2014, will have its technology integrated into Nvidia’s enterprise software stack. Nvidia is not disclosing the value of the deal. Excelero’s core product, Excelero NVMesh, offers software-defined block storage via networked NVMe SSDs. NVMesh operates through... Read more…

India Launches Petascale ‘PARAM Ganga’ Supercomputer

March 8, 2022

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire