Data Management at NERSC in the Era of Petascale Deep Learning

By Rob Farber

May 9, 2018

Now that computer scientists at Lawrence Berkeley National Laboratory’s National Energy Research Scientific Computing Center (NERSC) have demonstrated 15 petaflops deep-learning training performance on the Cray Cori supercomputer, the NERSC staff is working to address the data management issues that arise when running production deep-learning codes at such scale. The existing deep learning tools were not designed to efficiently ingest or manage the terabyte- to petabyte-sized deep-learning training sets that scientists can now use on this leadership class supercomputer. “Enabling the NERSC user community to perform deep learning at scale on Cori,” Quincey Koziol (Staff, Berkeley Lab) observes, “means scientists can use deep learning as part of their leading-edge scientific efforts.”

Thus NERSC staff are working to break new ground in adapting existing deep-learning frameworks to run efficiently at scale on thousands of nodes while giving researchers the ability to create and manage training sets containing tens to hundreds of terabytes of data in a portable fashion. For these datasets, it is imperative that they are formatted so Cori can ingest them efficiently at runtime.

Appreciating the magnitude of the petascale data management problem

To appreciate the magnitude of the petascale data management problem, consider that the 9,600 Intel Xeon Phi nodes used in the 15 petaflops deep learning training performance contained over a petabyte of main memory. (Specifically, 921.6 terabytes of DDR4 RAM and 153.6 terabytes of high-bandwidth 3D stacked memory.)

The first petascale training runs on the Cray XC40 Cori supercomputer focused on scalability, which left lots of room for groundbreaking research in training on really big datasets. Kurth, et.al. noted in their paper “Deep Learning at 15PF: Supervised and Semi-Supervised Classification for Scientific Data” that the climate dataset contained 15 TB of data and the HEP (High Energy Physics) data contained 10 million images. With more than a petabyte of RAM contained in 9,600 nodes, Cori can obviously utilize much larger data sets.

Not so obvious are the asynchronous data management issues that crop up after the data has been ingested and the training run has started. These asynchronous methods use prefetching and lots of communications, so per-node memory usage and network performance are critical to running at the petascale.

Without getting too technical, the 15 petaflops deep learning performance was achieved using a hybrid, asynchronous implementation of the SGD (stochastic gradient descent) numerical optimization method. SGD is a common numerical method used by popular packages such as Caffe (used in the 15 petaflops Cori runs) and TensorFlow.

Thorsten Kurth (Application Performance Specialist, NERSC) observes that, “Tensorflow is the most widely used framework and is therefore a primary optimization target at the moment, but the deep learning software world changes rapidly so that sustainable implementations are necessary. Thus it makes sense to create libraries of optimized kernels that can be used by many deep learning frameworks. This same idea can be used to create methods for the data feeding/IO operations.” These optimized libraries can then be rapidly adopted to new upcoming frameworks such as pytorch and mxnet, Kurth observes.

Addressing the challenges

Given the popularity of TensorFlow, the NERSC team is working to adapt TensorFlow to run at scale on Cori. The main challenges, Koziol observes, are threefold:

  • TensorFlow uses text or binary images for input rather than HDF5 or another data format typically used by HPC scientists. Koziol and NERSC are currently integrating HDF5 with TensorFlow.
  • TensorFlow uses a client-server model rather than MPI, which is the typical communications package for scientific applications that run on HPC systems. This means that there are no collective operations inside TensorFlow, which can cause performance issues.
  • TensorFlow uses an asynchronous training that is very loosely coupled, which means data prefetching is critical to prevent performance from suffering due to data starvation. Conversely, prefetching increases the per-node memory consumption, so an appropriate balance must be struck to prefetch “just enough and no more.” Finding that ideal balance without overburdening any node or set of nodes with data in a large (think hundred- or thousand-node) training run is a fertile research area as NERSC brings TensorFlow into a new scaling realm.

HDF5 integration

The data management aspects of deep learning are often overlooked as researchers work to speed training and find the right ANN (Artificial Neural Network) architecture(s) to solve complex problems.

In reality, much of a data scientist’s time is spent creating a clean, representative dataset for training. The data challenge becomes that much larger and unwieldly when creating data for a petascale, deep-learning-capable, leadership-class supercomputer like Cori. Data management is sometimes referred to as the Victorian Era Child of the 21st Century – to be seen and not heard. Unfortunately, the challenges associated with Cori-sized datasets simply cannot be ignored.

Prior to joining NERSC, Koziol was director of core software and high-performance computing at the HDF Group, where he spent 11 years developing the HDF5 I/O middleware package and overseeing the group’s HPC development efforts. This makes Koziol a natural to incorporate the versatile HDF5 data model into TensorFlow. HDF5 is a Hierarchical Data Format that can represent very large, complex numerical datasets along with their metadata in a portable format that can be moved between machines. HDF5 1.10.2 is the current, latest version. The specification is open, and the tools are open source. Development of HDF5 is done by the HDF Group, a nonprofit corporation.

The benefits of HDF5 integration into TensorFlow means that scientists can use tools and a data format that have been developed over decades to enable scientists to portably manage even the largest scientific datasets. Portability means the data preprocessing and data cleaning can happen on remote systems using familiar open-source tools and frameworks. Once ready, the data can be moved onto Cori and ingested into TensorFlow. According to Koziol, this helps address the challenge of “How do we get data into the system fast enough?”

Those who are interested can find the scripts and one example of HDF5 integration in the NERSC cori-tf-distributed-examples repository on github. Specifically, https://github.com/NERSC/cori-tf-distributed-examples.

Other work in progress

NERSC is also working to address TensorFlow’s memory consumption issue and speed the collective operations. However, these are non-trivial problems that will take time. As Koziol observes, “The MPI community has been thinking about collectives for about 20 years. TensorFlow is currently only about two years old.”

Along with the per-node memory consumption challenges that must be addressed when using asynchronous training methods, researchers are also rapidly increasing the complexity of the ANNs they use to solve complex problems. Deeper and more complex ANNs utilize more parameters, which further exacerbates the memory consumed per node problem. For example, calculating the gradient for SGD in TensorFlow is becoming an issue even when running on small systems.

The NERSC team has to contend with those issues as well as prefetching and buffering of data used to support the asynchronous operations during training, so the CPU is used as effectively as possible. The large memory of the Intel Xeon Phi nodes helps, as does the fact that the data extraction and training both occur on the CPU, but finding the right configuration can be challenging, Koziol notes. “Sometimes it helps to have a small number of fat nodes,” he observes.

Steps to the future

Koziol emphasizes that deep learning workloads stress the data ingest capabilities of current supercomputers. He hopes future supercomputer designs will incorporate more features to speed data ingest for data-intensive workloads like deep learning.

Current supercomputer designs have focused on burst buffers for checkpoint/restart, a common write-optimized I/O operation used in modeling and simulation software in which the state of the simulation is quickly saved (the checkpoint operation) so that thousands of hours of compute time won’t be lost in the event of a failure. In the unlikely event that something bad does happen, the supercomputer simply reloads the last checkpoint from storage (a restart operation) and continues with the calculation once the problem is fixed. The frequency of the checkpoint operation dictates how much supercomputer runtime will be lost in the event of a failure.

As deep learning becomes an ever more common workload on supercomputers, Koziol envisions a future where supercomputers are specifically designed to support faster data ingest for deep learning and other data-intensive workloads.

Summary

The NERSC Cori supercomputer has made the training of deep-learning ANNs a member of the petascale application club. Now the NERSC data management team is working to make this petascale capability available to its users to facilitate their ability to perform leading-edge science. Incorporating HDF5 into TensorFlow is an excellent beginning to making TensorFlow a petascale-capable platform for deep learning.

Rob Farber is a global technology consultant and author with an extensive background in HPC and advanced computational technology that he applies at national labs and commercial organizations. He can be reached at [email protected]

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Talk to Me: Nvidia Claims NLP Inference, Training Records

August 15, 2019

Nvidia says it’s achieved significant advances in conversation natural language processing (NLP) training and inference, enabling more complex, immediate-response interchanges between customers and chatbots. And the co Read more…

By Doug Black

Trump Administration and NIST Issue AI Standards Development Plan

August 14, 2019

Efforts to develop AI are gathering steam fast. On Monday, the White House issued a federal plan to help develop technical standards for AI following up on a mandate contained in the Administration’s AI Executive Order Read more…

By John Russell

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a good understanding of the early universe, its fate billions Read more…

By Rob Johnson

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Cloudy with a Chance of Mainframes

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

Rapid rates of change sometimes result in unexpected bedfellows. Read more…

Argonne Supercomputer Accelerates Cancer Prediction Research

August 13, 2019

In the fight against cancer, early prediction, which drastically improves prognoses, is critical. Now, new research by a team from Northwestern University – and accelerated by supercomputing resources at Argonne Nation Read more…

By Oliver Peckham

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Upcoming NSF Cyberinfrastructure Projects to Support ‘Long-Tail’ Users, AI and Big Data

August 5, 2019

The National Science Foundation is well positioned to support national priorities, as new NSF-funded HPC systems to come online in the upcoming year promise to Read more…

By Ken Chiacchia, Pittsburgh Supercomputing Center/XSEDE

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This