Sandia to Take Delivery of World’s Largest Arm System

By Tiffany Trader

June 18, 2018

While the enterprise remains circumspect on prospects for Arm servers in the datacenter, the leadership HPC community is taking a bolder, brighter view of the x86 server CPU alternative. Amongst current and planned Arm HPC installations – i.e., the innovative Mont-Blanc project, led by Bull/Atos, the ‘Isambard’ Cray XC50 going into the University of Bristol, and commitments from both Japan and France among others — HPE is announcing that it will supply the United States National Nuclear Security Administration (NNSA) with a 2.3 petaflops peak Arm-based system, named Astra. On track for deployment at Sandia National Labs later this year as part of the NNSA’s Arm-centric Vanguard project, Astra will be the world’s largest Arm system ever built, according to HPE.

HPE Apollo 70 chassis

Based on the Apollo 70 servers announced by HPE at SC17, Astra will encompass more than 145,000 Cavium ThunderX2 cores in 2,592 dual-socket servers, with four compute nodes arranged in a dense 2U form factor. The system will employ a total of 5,184 Cavium 64-bit ARMv8-A ThunderX2 28-core, 2.0 Ghz processors, which have a TDP of 150 watts.

The ThunderX2 line, which became generally available in May, includes SKUs with as many as 32 cores, with clock speeds up to 2.5 MHz (plus a bump for turbo mode). In an interview with HPCwire, Mike Vildibill, vice president of HPE’s Advanced Technology Group, describes the 28-core, 2.0 Ghz CPU as “the Goldilocks part that provided the full memory performance that [Sandia] needed in a package that perfectly fit the price requirements of the system as well.”

The CPUs will be connected with Mellanox EDR InfiniBand in very bandwidth intensive configuration. With eight memory channels on each Cavium ThunderX2 Arm processor compared to six on today’s traditional CPUs, the Apollo servers offer 33 percent more memory bandwidth than Intel x86 servers. Those eight channels will support 8GB dual-rank DIMMs, providing 332 TB aggregate memory capacity and 885 TB per second of aggregate memory bandwidth. Sandia could have opted for higher-capacity DIMMs, but was able to satisfy its memory bandwidth requirements at a more optimum price point.

Vildibill, who is co-PI on HPE’s PathForward (exascale-focused) activities, emphasized the data-centric nature of the system, and drew a line from The Machine research program to Vanguard Astra to the company’s exascale targets. The prototype systems HPE built for The Machine were based on very early examples of the ThunderX2 processor, tracing back to when the technology was still part of Broadcom’s Vulcan brand (before Cavium acquired the Vulcan IP). Under HPE’s Comanche development program (which would become the Apollo 70 line), HPE delivered prototype systems to a number of DOE labs. Sandia has been running a rack of those systems for eight months, giving it lead time to begin the software porting and demonstration necessary to make Astra a usable system, according to Vildibill.

You can see how Astra (referenced as Vanguard-1) fits into Sandia’s Vanguard project– it’s ARM-centric co-design strategy with Los Alamos and Livermore Labs – in this slide from a March 2018 meeting.

The mission of the Vanguard project is to expand NNSA’s tri-lab HPC ecosystem by developing technologies viable for future ATS/CTS platforms supporting Advanced Simulation and Computing codes. It is a requirement of Vanguard systems that they be “large enough to serve as proof of concept for future Advanced Technology Systems, and sufficient scale to interest production multi-physics application teams.”

“We are committed to fielding the most advanced technologies as part of the Vanguard program,” said James Laros, Vanguard project lead at Sandia National Laboratories, in HPE’s official announcement. “We are collaborating with HPE to advance the Arm ecosystem and prove the viability of this architecture to support our national security mission.”

The Astra design is part of the larger longer term path to exascale for NNSA and for HPE. One of the biggest draws of Arm, according to Vildibill, isn’t necessarily the energy efficiency that has been associated with the platform, but rather the innovation cycle that is possible. “Innovation for Arm-based systems can be accelerated at a faster rate compared to the innovation cycle for processors that are being used for both HPC and enterprise markets at the same time,” Vildibill remarked. “It’s very difficult for some vendors to build a CPU that is aggressively adopting all the newest technology while also supporting a very long tail of legacy applications that go throughout the enterprise and so the [increased number of] memory channels is just one example. As we look out to exascale, we clearly see that today’s architectures cannot get us to exascale in a 20-30 MW envelope in the future; it just can’t, and that we absolutely see the need for innovation and some invention between now and exascale.”

The power footprint of Astra’s compute nodes will be about 1.2 MW, according to HPE, which compared to an equivalent top system of today, stands at about half the power consumption and three times more memory bandwidth.

Astra is also outfitted with an all-flash Lustre file system, essentially acting as a burst buffer tier, based on HPE’s Apollo 4520 platform, that Vildibill calls “Lustre in a box.” It’s a 4U box with a usable capacity of 366 TB, enabling nearly 250 Gigabytes per second of bandwidth.

Keeping Astra cool is the job of HPE’s new MCS-300 Cooling Unit, which company literature describes as “a liquid-to-air heat exchanger and fan system that removes heat generated by rack-installed IT equipment.”

The announcement from HPE and Sandia Labs is a prominent feather in Arm’s cap but Cavium’s implementation of Arm isn’t the only Intel-alternative on the field: AMD’s x86 Eypc server chip and IBM’s Power CPU are also in play, and RISC-V is gathering some steam as well. Vildibill affirmed there are many degrees of freedom in this discussion. “HPE is exploring a number of architectures as part of our exascale development activities,” he told us. “I would say absolutely exascale is not only an Arm play, but we do believe Arm is one of several emerging technologies that are relevant in exascale.”

This increased processor diversity plus above-average M&A churn have created disruption in the technology space that everyone is facing. ThunderX maker Cavium is currently being acquired by Marvell, which means three companies will have held the Vulcan/ThunderX2 technology in as many years, but given the healthy investments coming from the global HPC community, the processor’s prospects are looking good.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institute of Science and Engineering (NAISE), at the most recent HPC Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pushes chemistry calculations forward, D-Wave prepares for its Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

AWS Solution Channel

Introducing AWS ParallelCluster 3

Running HPC workloads, like computational fluid dynamics (CFD), molecular dynamics, or weather forecasting typically involves a lot of moving parts. You need a hundreds or thousands of compute cores, a job scheduler for keeping them fed, a shared file system that’s tuned for throughput or IOPS (or both), loads of libraries, a fast network, and a head node to make sense of all this. Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-apples) datacenter and edge categories. Perhaps more interesti Read more…

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institut Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pu Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark Nossokoff looks at key storage trends in the context of the evolving HPC (and AI) landscape... Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

Latest MLPerf Results: Nvidia Shines but Intel, Graphcore, Google Increase Their Presence

June 30, 2021

While Nvidia (again) dominated the latest round of MLPerf training benchmark results, the range of participants expanded. Notably, Google’s forthcoming TPU v4 Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire