European HPC Summit Week and PRACEdays 2018: Slaying Dragons and SHAPEing Futures One SME at a Time

By Elizabeth Leake (STEM-Trek for HPCwire)

June 20, 2018

The University of Ljubljana in Slovenia hosted the third annual EHPCSW18 and fifth annual PRACEdays18 events which opened May 29, 2018. The conference was chaired by PRACE Council Vice-Chair Sergi Girona (Barcelona Supercomputing Center), and officially opened by PRACE Managing Director and Chair of the EHPCSW & PRACEdays OPC Serge Bogaerts. An official welcome was provided by PRACE Council Chair Anwar Osseyran (Dutch National HPC Center, SURFsara); and University of Ljubljana Minister of Education, Science and Sport Maja Makovec Brenčič.

With 343 registered attendees from Europe, Australia, Asia and the United States who represented a wide range of disciplines, EHPCSW18, with many co-located meetings, was a monumental feat of execution. Much of the credit goes to local organizers, contracted consultancies and volunteers who serve on planning committees. I was especially grateful for the opportunity to work closely with the communication team led by Marjolein Oorspring and Silke Lang who are based at the PRACE office in Brussels.

The venue at the University of Ljubljana, Faculty of Law offered assembly and session rooms so everything was conveniently located under one roof. The schedule was thoughtfully planned to allow ample opportunities to network while a wealth of information was packed into five days. Monday opened with the EXDCI-EHPCSW18 workshop. Tuesday began with general session keynotes, and split into one industrial and five scientific parallel tracks, with three workshops organized by EHPCSW partnering organizations. In late afternoon, everyone reconvened for general sessions. Wednesday and Thursday featured a similar format with four parallel workshops each day, and Friday was reserved for private project meetings.

Tuesday morning keynote addresses were delivered by Igor Papič (U-Ljubljana); Leonardo Flores Añover (European Commission (EC)/Polytechnic University of Madrid); Sai Narasimhamurthy (Seagate/Vice-President for Industry ETP4HPC); Luciano Rezzolla (Goethe University); Wolfgang Gentzsch (UberCloud); Jean-Pierre Panziera (Chair of ETP4HPC); and Erik Lindahl (PRACE Scientific Steering Committee).

Leonardo Flores Añover provided an overview of the EC’s investment in HPC. The current EC funding program, H2020 (2014-20) is the largest single investment in research and development in the history of Europe. The program spans seven years and was funded with 77 billion euros. “With 28 participating member states and independent ministries, coordination can be challenging,” said Flores. He explained how the EC HPC road map compares to that of the U.S., Japan and China.

A recent EC report includes a further projection for the next EU financial framework: 2021-2027 is expected to support two post-exascale machines. Looking forward, the EC is focusing on hybrid HPC and quantum infrastructure, novel applications in cybersecurity, artificial intelligence, development of competence centers, and strengthening of the overall federation of HPC resources.

Flores closed with an appeal for community feedback. Turlough Downes (Dublin City University) raised his hand, and suggested that HPC education be added to the Commission’s road map for the future. “The advanced-skills training offered by HPC centers is not enough,” he said. “Training is only part of what is needed. If we hope to establish critical mass of skilled labor for the future, we must expose more students to HPC and data science while they are in college,” he said. “To do this, the Commission could engage in meaningful dialogue with education experts at European Higher Education Institutions (HEIs). With their input, the Commission could help incorporate relevant courses at HEI’s across Europe,” he added.

Wednesday evening was the conference social activity that took place at Postojna Cave, home to more than 100 cave-dwelling species. One of the more famous Postojna creatures is the cave salamander, or “human-fish.” It is one of few organisms that can live for 10 years without eating. After a hard rain, they are occasionally carried to the surface where their bodies are found on the river’s shore. In ancient times, people thought they looked like embryonic dragons, and that’s how the myth was born.

Spelunker Derek Groen had attended one of the early EU-US HPC Summer Schools as a graduate student back in 2010. Today Dr. Groen lectures at Brunel University London, and his research involves the modeling of large-scale blood flow simulations and agent-based migration models.

In addition to his work at Brunel, he’s a Fellow of the Software Sustainability Institute, and visiting lecturer at the Center for Computational Science at University College London. He was in Ljubljana to participate in the PRACE User Forum session, and to help host the ComPat workshop.

Groen’s daughter kept a watch out for dragons as dad pushed her stroller through the cave. “I’m glad she could join me,” he said. “I wouldn’t have been able to attend PRACEdays otherwise,” he added.

Coincidentally, Groen’s wife, Moqi, an assistant professor of finance at the London School of Economics, traveled with their infant daughter to the U.S. that same week to attend a professional conference. Like all professionals who have family obligations, The Groen’s have found that the home work-life balancing act requires extra expense and effort if they hope to pursue professional development opportunities. Things change quickly in some disciplines; if they miss an annual opportunity to build professional networks and train in the use of emerging technologies, it’s difficult to catch up. It’s nice to know that PRACE is among conferences that are making it easier for scholars with family obligations to attend.

Moqi and baby; photo by Tomislav Ladika

Tuesday’s industrial track was opened by Session Chair Lee Margetts (University of Manchester, UK). A highlight among twelve presentations featured in the industrial track was a presentation by Paul Graham (University of Edinburgh) about the PRACE “SME HPC Adoption Programme in Europe,” or SHAPE, which is a pan-European program that promotes HPC uptake by small and mid-sized enterprises, or SMEs. Speaking of dragons, SMEs encounter hurdles that are difficult to overcome without outside help, but personnel with advanced skills simply can’t be found in some places. Even if they could find specialists, it would be cost-prohibitive to employ them.

SMEs may apply to the PRACE SHAPE program for access to free expertise and resources, and it’s not necessary for them to be affiliated with a research lab or university. Experts might come from one or more PRACE centers, and computational resources are accessed by the SMEs via high-speed networks. The specialists don’t have to be from the SME’s home region or even country.

“For companies engaging with SHAPE, HPC does not always mean massive supercomputers utilizing tens of thousands of cores,” said Graham. “In one case, code was optimized so it ran more quickly on the SME’s desktop machine. With minimal effort from a SHAPE expert, hundreds of hours were saved, which translated to a shorter time to solution and significant savings for that SME. The key is that SHAPE works with each SME to find the best solution for their situation. ”

SHAPE provides a boost to under-served regions by helping local SMEs, and the workforce they generate, to become globally-competitive. The European Union acknowledges that 99 percent of its businesses are categorically SMEs; when they succeed, they contribute to Europe’s overall economic health and vitality.

One SHAPE success story was presented by Tomáš Karásek who leads the Parallel Algorithms Research Lab at IT4Innovations, VSB at the Technical University of Ostrava, Ostrava, Czech Republic. Karásek’s presentation was titled, “Virtual Prototyping in Development Cycle of 3D Printed Cranial Orthoses.”

Newborn babies—especially premature ones—can develop skull deformities by age four to 18 months if their neck and core strength won’t support the weight of their head. At birth, the skull is naturally pliable so babies can make their way through the birth canal, but their skull is subject to positional molding as they mature and their bones are no longer malleable. Without “tummy time,” their heads become permanently flat on the posterior, and broader from side-to-side from lying on their back.

Copyright: The Invent Medical Group (IMG), Czech Republic

The standard treatment for reshaping infants’ skulls involves a thick, heavy plastic cap. The device is a uniform shape with graduated sizing that must be constantly refitted. It may not make contact with the child’s head where it needs to, and the material doesn’t breathe. The cap’s corrective properties are subject to trial-and-error; it’s so uncomfortable, that babies become preoccupied with it to the detriment of their overall development. Therefore, many parents won’t force their children to wear them, so the deformity becomes permanent as the child’s skull matures.

SHAPE assisted this SME by replacing physical testing with virtual prototyping. They created a semi-automated workflow, and substituted commercial codes with open-source. The child’s head can be scanned in a non-invasive way, and then HPC is used to model and prototype a customized, 3D printed cap. The new prototype employs an attractive lace-like design that makes contact and provides the right amount of pressure where needed. While it’s strong, the lacy design allows airflow to the infant’s head and hair follicles. Layers of locking shells form to fit the child’s unique head shape. The stiffness of the inner, corrective shell varies with prescribed medical advice, and can be resized computationally. It sits securely on the child’s head, but is so light they forget they’re wearing it. The end-result is a more effective and comfortable device that is far more likely to be tolerated by infants, and therefore used by parents.

There are SHAPE whitepapers, and many more success stories on the PRACE website.

Watch for more news about PRACEdays18 in HPCwire. Meanwhile, mark your calendars for #PRACEdays19 and #EHPCSW19 in Poznan, Poland, May 13-17, 2019.

About PRACE

The Partnership for Advanced Computing in Europe (PRACE) is an international non-profit association with its seat in Brussels. The PRACE Research Infrastructure provides a persistent world-class high performance computing service for scientists and researchers from academia and industry in Europe. The computer systems and their operations accessible through PRACE are provided by 5 PRACE members (BSC representing Spain, CINECA representing Italy, ETH Zurich/CSCS representing Switzerland, GCS representing Germany and GENCI representing France). The Implementation Phase of PRACE receives funding from the EU’s Horizon 2020 Research and Innovation Programme (2014-2020) under grant agreement 730913. For more information, see www.prace-ri.eu.

About the Author

HPCwire Contributing Editor Elizabeth Leake is a consultant, correspondent and advocate who serves the global high performance computing (HPC) and data science industries. In 2012, she founded STEM-Trek, a global, grassroots nonprofit organization that supports workforce development opportunities for science, technology, engineering and mathematics (STEM) scholars from underserved regions and underrepresented groups.

As a program director, Leake has mentored hundreds of early-career professionals who are breaking cultural barriers in an effort to accelerate scientific and engineering discoveries. Her multinational programs have specific themes that resonate with global stakeholders, such as food security data science, blockchain for social good, cybersecurity/risk mitigation, and more. As a conference blogger and communicator, her work drew recognition when STEM-Trek received the 2016 and 2017 HPCwire Editors’ Choice Awards for Workforce Diversity Leadership.

Feature image copyright Kim Barnes; used with permission.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Stampede2 ‘Shocks’ with New Shock Turbulence Insights

August 19, 2019

Shockwaves play roles in everything from high-speed aircraft to supernovae – and now, supercomputer-powered research from the Texas A&M University and the Texas Advanced Computing Center (TACC) is helping to shed l Read more…

By Oliver Peckham

Nanosheet Transistors: The Last Step in Moore’s Law?

August 19, 2019

Forget for a moment the clamor around the decline of Moore’s Law. It's had a brilliant run, something to be marveled at given it’s not a law at all. Squeezing out the last bit of performance that roughly corresponds Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip using standard CMOS fabrication. At Hot Chips 31 in Stanfor Read more…

By Tiffany Trader

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Talk to Me: Nvidia Claims NLP Inference, Training Records

August 15, 2019

Nvidia says it’s achieved significant advances in conversation natural language processing (NLP) training and inference, enabling more complex, immediate-response interchanges between customers and chatbots. And the co Read more…

By Doug Black

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This