STAQ(ing) the Quantum Computing Deck

By John Russell

August 16, 2018

Quantum computers – at least for now – remain noisy. That’s another way of saying unreliable and in diverse ways that often depend on the specific quantum technology used. One idea is to mitigate noisiness and perhaps seamlessly capture some of the underlying quantum physics by mapping quantum algorithms more directly to the underlying hardware; this might make nearer-term quantum computers practical for some problems. This approach, at least in part, is central to the Software Tailored Architecture for Quantum Design (STAQ) project, announced by NSF last week and led by co-PIs Kenneth Brown and Jungsang Kim of Duke University.

Every project needs a goal and the big callout here is building a 64- (or more) qubit ion trap-based quantum computer capable of tackling problems that classical computers currently stumble on. But that doesn’t catch the scope of the project which is making a point of leveraging multidiscipline expertise to put co-design to work in the quantum domain, exploring specific algorithms for condensed matter physics and quantum chemistry, as well as more general quantum algorithm optimization. There’s also a requirement to run a summer school to share the learnings.

“I always joke that if I knew what the silicon transistor was of quantum computing, I would just do it. But I don’t.” Brown told HPCwire. “Right now I think both superconductors and ion traps have shown a lot of progress and demonstrated a large number of algorithms. The advantage of trapped ions is that every ion is the same. For these small chains [of ions in the trap] you do get this advantage of basically being able to achieve communication between any pair. In superconducting devices, typically, you are only able to talk to sort of neighbor qubits. So if you have an algorithm which requires a longer distance communication between qubits, there is some cost you have to pay to get the information from one to the other.”

There’s a lot going on here – as there is throughout the quantum computing research community. Zeroing in on ion traps for quantum computing isn’t new but it hasn’t received the same notice that semiconductor-based superconducting approaches have á la IBM, Google, D-Wave, Rigetti et. al. NIST (National Institute of Standards and Technology) has put ion trap technology for use as super accurate atomic clocks and a few academic groups have also explored ion trap quantum computing, but without the fanfare attendant other efforts. It turns out ion trap technology – somewhat similar to the mass spec we all know – has several strengths for use in quantum computing.

Brown, Kim, and colleague Christopher Monroe’s (University of Maryland) have written a nice paper on the topic, Co-Designing a Scalable Quantum Computer with Trapped Atomic Ions. Brown is quick to point out 1,000-qubit scale-up ideas presented in the 2016 paper far exceed STAQ’s goal, but that such scaling ambitions do seem reachable over time with ion trap technology.

Here’s brief excerpt from their paper touching on ion technology’s attraction:

“Superconducting circuitry exploits the significant advantages of modern lithography and fabrication technologies: it can be integrated on a solid-state platform and many qubits can simply be printed on a chip. However, they suffer from inhomogeneities and decoherence, as no two superconducting qubits are the same, and their connectivity cannot be reconfigured without replacing the chip or modifying the wires connecting them within a very low temperature environment.

“Trapped atomic ions, on the other hand, feature virtually identical qubits, and their wiring can be reconfigured by modifying externally applied electromagnetic fields. However, atomic qubit switching speeds are generally much slower than solid state devices, and the development of engineering infrastructure for trapped ion quantum computers and the mitigation of noise and decoherence from the applied control fields is just beginning.”

Perhaps a quick (and imperfect) description of ion trap technology is warranted. It’s similar to mass spec. Ions are loaded into traps by generating neutral atoms of the desired element and ionizing the atoms once in the trapping volume. Electrodes (rods) are used to generate forces to contain the ions. RF and laser emissions are used to control the ions, which can be lined in ‘stationary’ chains. Individual ions have their electron states manipulating using lasers which turns them into qubit registers. Brown’s group is using Ytterbium (Yb+) ions whose outer electron shell structure is well-suited for manipulation.

“The trap we use looks like a computer chip, sort of like metal on silicon chip. It’s similar to the four-rod trap (quadrupole) you probably know from mass spec. You cut one of the rods and then you’ve unfolded the trap onto a plate and advantage of that is it allows you to then move the ions around, break the break chains apart, and that sort of thing. It also gives you more control over fields that are containing the ions and the direction of the chain itself. That is housed in a vacuum chamber which is achieved with either vacuum system or with a cryogenic chamber. This is one of the designs questions we are working on right, deciding which way to go,” said Brown.

One important ion trap technology advantage, according to Brown, is the qubit type, something called ‘hyperfine’ qubits. “They basically have no memory error. So unlike many other qubits where you have a constant decay – and it’s all relative to the gate speeds – our relative decay-to-gate-speed is a long, long time. For example, the best result I know of is if you have a microsecond gate time, which is kind of typical for ions, you can have a memory time of ten minutes,” he said.

As explained in their paper, “Qubits stored in trapped atomic ions are represented by two stable electronic levels within each ion, often represented as an effective spin with the two states |↓⟩and |↑⟩corresponding to bit values 0 and 1. The qubits can be initialized and detected with nearly perfect accuracy using conventional optical pumping and state-dependent fluorescence techniques. This restricts the atomic species of trapped ion qubits to those with simple electronic structure (e.g., those with a single valence electron: Be+, Mg+, Ca+, Sr+, Ba+, Zn+, Hg+, Cd+, and Yb+)” Shown below is a schematic from their paper roughly describing a chip-based ion trap.

Co-design is the central tenet for STAQ. “This idea of the software tailored architecture, co-design, is basically we want to make the tools which optimize the mapping of the ideal mathematical algorithm to the actual device of interest. So there are a few things we plan to leverage. One is the at the bottom layer. We often abstract the physics of the quantum device. This has actually been really useful for quantum information as a whole. It allows people to talk about superconducting machines, or ion trap machines, or photon computers, so all these things using the same language. But the underlying physics beneath that gate layer [are] different and there might be some opportunities to simplify some algorithms such that we actually don’t completely remove that abstraction and allow some of the physics [specific to ion trap technology] to seep up to the programmer,” noted Brown.

Building a stack able to take advantage of this flexibility is one of STAQ’s goals. “The idea of the stack is to try to actually do what one of my colleagues says is like a crossword puzzle. We just don’t optimize the algorithm, and then optimize the gate set, and then optimize each gate on the hardware, but we try to modify the gates so that it’s the most appropriate for optimizing the algorithm given the problem,” said Brown.

The breadth of expertise on the STAQ team, said Brown, is a distinct advantage: “We have computer architects. We have quantum information theorists. We have people more on the applications side, and hardware people. You need all those people. You need those different layers working. I think what’s nice is we are reaching a point where these machines are reaching sufficient sophistication that it is easier to find people to think about architecture.”

In some sense flexibility in manipulating ion chains (breaking apart at different lengths, remote entanglement among qubits) allows an almost FPGA-programming-like quality to ion trap quantum computing. “You can do these two-qubit gates between any pair [of ions] and the reason is it’s not like a direct interaction with its neighbor but an interaction which is mediated by the collective motion of the ion chain. In terms of actually mapping algorithms to computers it’s quite nice because if I think about the connection between qubits it’s like a fully connected graph,” said Brown.

“Now that’s not going to scale to 1000 qubits but it’s not clear what the limit is. We know 10 qubits, 20 qubits is no problem. [And] we have some ideas on how to get to 50 qubits but at some point we are going to have to shift the way we put these things together.”

Quantum chemistry is one area of application being examined. “The challenge in doing quantum chemistry on a normal conventional computer is there’s a mismatch between how much classical data we need to store a quantum state,” said Brown. “With a quantum computer you already have this win where there’s a better match. The quantum state on the computer representing the molecule uses a comparable amount of space because they are both in some sense quantum memory. The next thing is each system has kind of its own natural interaction. With an ion trap system, the way the particular gate is performed, the underlying interaction looks a lot looks a lot like a magnetic interaction between two systems. So if the problem you are trying to solve maps nicely to this kind of magnetic interaction, there are actually a lot of shortcuts you can take.”

Given ion trap technology’s flexibility, STAQ hopes to learn whether it may be possible or worthwhile to create application-specific architectures.

“That is one of our big research questions,” according to Brown. “[The issue] is what is the gain there. If you think about a tablet computer or an iPad, it has a facial recognition chip. Its job is just to see faces, right. So we expect that quantum computers will be kind of like that, at least in near term, sort of an extra processor that is interacting with some classical computer. It may turn out to be possible to make quantum processors that are say specifically designed for quantum chemistry problems, that could be a great accelerator for all kinds of applications in chemistry.”

While STAQ plans to leverage the underlying characteristics ion trap technology which might include ASIC-like capabilities, “all of the devices we plan to make will be universal in that they will allow you to do universal quantum computing,” emphasized Brown.

STAQ will also run an annual summer school at Duke aimed at two different audiences, said Brown, one drawn from upper level undergraduate and early graduate school students looking to learn more about quantum information and another group drawn from industry.

Looking at near-term (~18-month) goals, Brown said, “On the algorithm side I hope to identify target algorithms for a computer on the scale of say 60 to 70 qubits. On the experimental side, that first year and a half will be building a new engineering design and building a new system based on our previous experiments with ion traps but moving more towards a functional computer and [something] less like a physics experiment.”

Link to NSF grant: https://www.nsf.gov/awardsearch/showAward?AWD_ID=1818914

Link to Brown’s 2016 paper: https://arxiv.org/abs/1602.02840

Link to earlier HPCwire article: https://www.hpcwire.com/2018/08/07/nsf-invests-15-million-quantum-staq/

Images: Brown paper; NSF

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

University of Chicago Researchers Generate First Computational Model of Entire SARS-CoV-2 Virus

January 15, 2021

Over the course of the last year, many detailed computational models of SARS-CoV-2 have been produced with the help of supercomputers, but those models have largely focused on critical elements of the virus, such as its Read more…

By Oliver Peckham

Pat Gelsinger Returns to Intel as CEO

January 14, 2021

The Intel board of directors has appointed a new CEO. Intel alum Pat Gelsinger is leaving his post as CEO of VMware to rejoin the company that he parted ways with 11 years ago. Gelsinger will succeed Bob Swan, who will remain CEO until Feb. 15. Gelsinger previously spent 30 years... Read more…

By Tiffany Trader

Roar Supercomputer to Support Naval Aircraft Research

January 14, 2021

One might not think “aircraft” when picturing the U.S. Navy, but the military branch actually has thousands of aircraft currently in service – and now, supercomputing will help future naval aircraft operate faster, Read more…

By Staff report

DOE and NOAA Extend Computing Partnership, Plan for New Supercomputer

January 14, 2021

The National Climate-Computing Research Center (NCRC), hosted by Oak Ridge National Laboratory (ORNL), has been supporting the climate research of the National Oceanic and Atmospheric Administration (NOAA) for the last 1 Read more…

By Oliver Peckham

Using Micro-Combs, Researchers Demonstrate World’s Fastest Optical Neuromorphic Processor for AI

January 13, 2021

Neuromorphic computing, which uses chips that mimic the behavior of the human brain using virtual “neurons,” is growing in popularity thanks to high-profile efforts from Intel and others. Now, a team of researchers l Read more…

By Oliver Peckham

AWS Solution Channel

Now Available – Amazon EC2 C6gn Instances with 100 Gbps Networking

Amazon EC2 C6gn instances powered by AWS Graviton2 processors are now available!

Compared to C6g instances, this new instance type provides 4x higher network bandwidth, 4x higher packet processing performance, and 2x higher EBS bandwidth. Read more…

Intel® HPC + AI Pavilion

Intel Keynote Address

Intel is the foundation of HPC – from the workstation to the cloud to the backbone of the Top500. At SC20, Intel’s Trish Damkroger, VP and GM of high performance computing, addresses the audience to show how Intel and its partners are building the future of HPC today, through hardware and software technologies that accelerate the broad deployment of advanced HPC systems. Read more…

Honing In on AI, US Launches National Artificial Intelligence Initiative Office

January 13, 2021

To drive American leadership in the field of AI into the future, the National Artificial Intelligence Initiative Office has been launched by the White House Office of Science and Technology Policy (OSTP). The new agen Read more…

By Todd R. Weiss

Pat Gelsinger Returns to Intel as CEO

January 14, 2021

The Intel board of directors has appointed a new CEO. Intel alum Pat Gelsinger is leaving his post as CEO of VMware to rejoin the company that he parted ways with 11 years ago. Gelsinger will succeed Bob Swan, who will remain CEO until Feb. 15. Gelsinger previously spent 30 years... Read more…

By Tiffany Trader

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

By John Russell

Intel ‘Ice Lake’ Server Chips in Production, Set for Volume Ramp This Quarter

January 12, 2021

Intel Corp. used this week’s virtual CES 2021 event to reassert its dominance of the datacenter with the formal roll out of its next-generation server chip, the 10nm Xeon Scalable processor that targets AI and HPC workloads. The third-generation “Ice Lake” family... Read more…

By George Leopold

Researchers Say It Won’t Be Possible to Control Superintelligent AI

January 11, 2021

Worries about out-of-control AI aren’t new. Many prominent figures have suggested caution when unleashing AI. One quote that keeps cropping up is (roughly) th Read more…

By John Russell

AMD Files Patent on New GPU Chiplet Approach

January 5, 2021

Advanced Micro Devices is accelerating the GPU chiplet race with the release of a U.S. patent application for a device that incorporates high-bandwidth intercon Read more…

By George Leopold

Programming the Soon-to-Be World’s Fastest Supercomputer, Frontier

January 5, 2021

What’s it like designing an app for the world’s fastest supercomputer, set to come online in the United States in 2021? The University of Delaware’s Sunita Chandrasekaran is leading an elite international team in just that task. Chandrasekaran, assistant professor of computer and information sciences, recently was named... Read more…

By Tracey Bryant

Intel Touts Optane Performance, Teases Next-gen “Crow Pass”

January 5, 2021

Competition to leverage new memory and storage hardware with new or improved software to create better storage/memory schemes has steadily gathered steam during Read more…

By John Russell

Farewell 2020: Bleak, Yes. But a Lot of Good Happened Too

December 30, 2020

Here on the cusp of the new year, the catchphrase ‘2020 hindsight’ has a distinctly different feel. Good riddance, yes. But also proof of science’s power Read more…

By John Russell

Esperanto Unveils ML Chip with Nearly 1,100 RISC-V Cores

December 8, 2020

At the RISC-V Summit today, Art Swift, CEO of Esperanto Technologies, announced a new, RISC-V based chip aimed at machine learning and containing nearly 1,100 low-power cores based on the open-source RISC-V architecture. Esperanto Technologies, headquartered in... Read more…

By Oliver Peckham

Azure Scaled to Record 86,400 Cores for Molecular Dynamics

November 20, 2020

A new record for HPC scaling on the public cloud has been achieved on Microsoft Azure. Led by Dr. Jer-Ming Chia, the cloud provider partnered with the Beckman I Read more…

By Oliver Peckham

NICS Unleashes ‘Kraken’ Supercomputer

April 4, 2008

A Cray XT4 supercomputer, dubbed Kraken, is scheduled to come online in mid-summer at the National Institute for Computational Sciences (NICS). The soon-to-be petascale system, and the resulting NICS organization, are the result of an NSF Track II award of $65 million to the University of Tennessee and its partners to provide next-generation supercomputing for the nation's science community. Read more…

Is the Nvidia A100 GPU Performance Worth a Hardware Upgrade?

October 16, 2020

Over the last decade, accelerators have seen an increasing rate of adoption in high-performance computing (HPC) platforms, and in the June 2020 Top500 list, eig Read more…

By Hartwig Anzt, Ahmad Abdelfattah and Jack Dongarra

Aurora’s Troubles Move Frontier into Pole Exascale Position

October 1, 2020

Intel’s 7nm node delay has raised questions about the status of the Aurora supercomputer that was scheduled to be stood up at Argonne National Laboratory next year. Aurora was in the running to be the United States’ first exascale supercomputer although it was on a contemporaneous timeline with... Read more…

By Tiffany Trader

Google Hires Longtime Intel Exec Bill Magro to Lead HPC Strategy

September 18, 2020

In a sign of the times, another prominent HPCer has made a move to a hyperscaler. Longtime Intel executive Bill Magro joined Google as chief technologist for hi Read more…

By Tiffany Trader

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

By John Russell

Leading Solution Providers

Contributors

Programming the Soon-to-Be World’s Fastest Supercomputer, Frontier

January 5, 2021

What’s it like designing an app for the world’s fastest supercomputer, set to come online in the United States in 2021? The University of Delaware’s Sunita Chandrasekaran is leading an elite international team in just that task. Chandrasekaran, assistant professor of computer and information sciences, recently was named... Read more…

By Tracey Bryant

Top500: Fugaku Keeps Crown, Nvidia’s Selene Climbs to #5

November 16, 2020

With the publication of the 56th Top500 list today from SC20's virtual proceedings, Japan's Fugaku supercomputer – now fully deployed – notches another win, Read more…

By Tiffany Trader

European Commission Declares €8 Billion Investment in Supercomputing

September 18, 2020

Just under two years ago, the European Commission formalized the EuroHPC Joint Undertaking (JU): a concerted HPC effort (comprising 32 participating states at c Read more…

By Oliver Peckham

Texas A&M Announces Flagship ‘Grace’ Supercomputer

November 9, 2020

Texas A&M University has announced its next flagship system: Grace. The new supercomputer, named for legendary programming pioneer Grace Hopper, is replacing the Ada system (itself named for mathematician Ada Lovelace) as the primary workhorse for Texas A&M’s High Performance Research Computing (HPRC). Read more…

By Oliver Peckham

At Oak Ridge, ‘End of Life’ Sometimes Isn’t

October 31, 2020

Sometimes, the old dog actually does go live on a farm. HPC systems are often cursed with short lifespans, as they are continually supplanted by the latest and Read more…

By Oliver Peckham

Nvidia and EuroHPC Team for Four Supercomputers, Including Massive ‘Leonardo’ System

October 15, 2020

The EuroHPC Joint Undertaking (JU) serves as Europe’s concerted supercomputing play, currently comprising 32 member states and billions of euros in funding. I Read more…

By Oliver Peckham

Gordon Bell Special Prize Goes to Massive SARS-CoV-2 Simulations

November 19, 2020

2020 has proven a harrowing year – but it has produced remarkable heroes. To that end, this year, the Association for Computing Machinery (ACM) introduced the Read more…

By Oliver Peckham

Nvidia-Arm Deal a Boon for RISC-V?

October 26, 2020

The $40 billion blockbuster acquisition deal that will bring chipmaker Arm into the Nvidia corporate family could provide a boost for the competing RISC-V architecture. As regulators in the U.S., China and the European Union begin scrutinizing the impact of the blockbuster deal on semiconductor industry competition and innovation, the deal has at the very least... Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This