STAQ(ing) the Quantum Computing Deck

By John Russell

August 16, 2018

Quantum computers – at least for now – remain noisy. That’s another way of saying unreliable and in diverse ways that often depend on the specific quantum technology used. One idea is to mitigate noisiness and perhaps seamlessly capture some of the underlying quantum physics by mapping quantum algorithms more directly to the underlying hardware; this might make nearer-term quantum computers practical for some problems. This approach, at least in part, is central to the Software Tailored Architecture for Quantum Design (STAQ) project, announced by NSF last week and led by co-PIs Kenneth Brown and Jungsang Kim of Duke University.

Every project needs a goal and the big callout here is building a 64- (or more) qubit ion trap-based quantum computer capable of tackling problems that classical computers currently stumble on. But that doesn’t catch the scope of the project which is making a point of leveraging multidiscipline expertise to put co-design to work in the quantum domain, exploring specific algorithms for condensed matter physics and quantum chemistry, as well as more general quantum algorithm optimization. There’s also a requirement to run a summer school to share the learnings.

“I always joke that if I knew what the silicon transistor was of quantum computing, I would just do it. But I don’t.” Brown told HPCwire. “Right now I think both superconductors and ion traps have shown a lot of progress and demonstrated a large number of algorithms. The advantage of trapped ions is that every ion is the same. For these small chains [of ions in the trap] you do get this advantage of basically being able to achieve communication between any pair. In superconducting devices, typically, you are only able to talk to sort of neighbor qubits. So if you have an algorithm which requires a longer distance communication between qubits, there is some cost you have to pay to get the information from one to the other.”

There’s a lot going on here – as there is throughout the quantum computing research community. Zeroing in on ion traps for quantum computing isn’t new but it hasn’t received the same notice that semiconductor-based superconducting approaches have á la IBM, Google, D-Wave, Rigetti et. al. NIST (National Institute of Standards and Technology) has put ion trap technology for use as super accurate atomic clocks and a few academic groups have also explored ion trap quantum computing, but without the fanfare attendant other efforts. It turns out ion trap technology – somewhat similar to the mass spec we all know – has several strengths for use in quantum computing.

Brown, Kim, and colleague Christopher Monroe’s (University of Maryland) have written a nice paper on the topic, Co-Designing a Scalable Quantum Computer with Trapped Atomic Ions. Brown is quick to point out 1,000-qubit scale-up ideas presented in the 2016 paper far exceed STAQ’s goal, but that such scaling ambitions do seem reachable over time with ion trap technology.

Here’s brief excerpt from their paper touching on ion technology’s attraction:

“Superconducting circuitry exploits the significant advantages of modern lithography and fabrication technologies: it can be integrated on a solid-state platform and many qubits can simply be printed on a chip. However, they suffer from inhomogeneities and decoherence, as no two superconducting qubits are the same, and their connectivity cannot be reconfigured without replacing the chip or modifying the wires connecting them within a very low temperature environment.

“Trapped atomic ions, on the other hand, feature virtually identical qubits, and their wiring can be reconfigured by modifying externally applied electromagnetic fields. However, atomic qubit switching speeds are generally much slower than solid state devices, and the development of engineering infrastructure for trapped ion quantum computers and the mitigation of noise and decoherence from the applied control fields is just beginning.”

Perhaps a quick (and imperfect) description of ion trap technology is warranted. It’s similar to mass spec. Ions are loaded into traps by generating neutral atoms of the desired element and ionizing the atoms once in the trapping volume. Electrodes (rods) are used to generate forces to contain the ions. RF and laser emissions are used to control the ions, which can be lined in ‘stationary’ chains. Individual ions have their electron states manipulating using lasers which turns them into qubit registers. Brown’s group is using Ytterbium (Yb+) ions whose outer electron shell structure is well-suited for manipulation.

“The trap we use looks like a computer chip, sort of like metal on silicon chip. It’s similar to the four-rod trap (quadrupole) you probably know from mass spec. You cut one of the rods and then you’ve unfolded the trap onto a plate and advantage of that is it allows you to then move the ions around, break the break chains apart, and that sort of thing. It also gives you more control over fields that are containing the ions and the direction of the chain itself. That is housed in a vacuum chamber which is achieved with either vacuum system or with a cryogenic chamber. This is one of the designs questions we are working on right, deciding which way to go,” said Brown.

One important ion trap technology advantage, according to Brown, is the qubit type, something called ‘hyperfine’ qubits. “They basically have no memory error. So unlike many other qubits where you have a constant decay – and it’s all relative to the gate speeds – our relative decay-to-gate-speed is a long, long time. For example, the best result I know of is if you have a microsecond gate time, which is kind of typical for ions, you can have a memory time of ten minutes,” he said.

As explained in their paper, “Qubits stored in trapped atomic ions are represented by two stable electronic levels within each ion, often represented as an effective spin with the two states |↓⟩and |↑⟩corresponding to bit values 0 and 1. The qubits can be initialized and detected with nearly perfect accuracy using conventional optical pumping and state-dependent fluorescence techniques. This restricts the atomic species of trapped ion qubits to those with simple electronic structure (e.g., those with a single valence electron: Be+, Mg+, Ca+, Sr+, Ba+, Zn+, Hg+, Cd+, and Yb+)” Shown below is a schematic from their paper roughly describing a chip-based ion trap.

Co-design is the central tenet for STAQ. “This idea of the software tailored architecture, co-design, is basically we want to make the tools which optimize the mapping of the ideal mathematical algorithm to the actual device of interest. So there are a few things we plan to leverage. One is the at the bottom layer. We often abstract the physics of the quantum device. This has actually been really useful for quantum information as a whole. It allows people to talk about superconducting machines, or ion trap machines, or photon computers, so all these things using the same language. But the underlying physics beneath that gate layer [are] different and there might be some opportunities to simplify some algorithms such that we actually don’t completely remove that abstraction and allow some of the physics [specific to ion trap technology] to seep up to the programmer,” noted Brown.

Building a stack able to take advantage of this flexibility is one of STAQ’s goals. “The idea of the stack is to try to actually do what one of my colleagues says is like a crossword puzzle. We just don’t optimize the algorithm, and then optimize the gate set, and then optimize each gate on the hardware, but we try to modify the gates so that it’s the most appropriate for optimizing the algorithm given the problem,” said Brown.

The breadth of expertise on the STAQ team, said Brown, is a distinct advantage: “We have computer architects. We have quantum information theorists. We have people more on the applications side, and hardware people. You need all those people. You need those different layers working. I think what’s nice is we are reaching a point where these machines are reaching sufficient sophistication that it is easier to find people to think about architecture.”

In some sense flexibility in manipulating ion chains (breaking apart at different lengths, remote entanglement among qubits) allows an almost FPGA-programming-like quality to ion trap quantum computing. “You can do these two-qubit gates between any pair [of ions] and the reason is it’s not like a direct interaction with its neighbor but an interaction which is mediated by the collective motion of the ion chain. In terms of actually mapping algorithms to computers it’s quite nice because if I think about the connection between qubits it’s like a fully connected graph,” said Brown.

“Now that’s not going to scale to 1000 qubits but it’s not clear what the limit is. We know 10 qubits, 20 qubits is no problem. [And] we have some ideas on how to get to 50 qubits but at some point we are going to have to shift the way we put these things together.”

Quantum chemistry is one area of application being examined. “The challenge in doing quantum chemistry on a normal conventional computer is there’s a mismatch between how much classical data we need to store a quantum state,” said Brown. “With a quantum computer you already have this win where there’s a better match. The quantum state on the computer representing the molecule uses a comparable amount of space because they are both in some sense quantum memory. The next thing is each system has kind of its own natural interaction. With an ion trap system, the way the particular gate is performed, the underlying interaction looks a lot looks a lot like a magnetic interaction between two systems. So if the problem you are trying to solve maps nicely to this kind of magnetic interaction, there are actually a lot of shortcuts you can take.”

Given ion trap technology’s flexibility, STAQ hopes to learn whether it may be possible or worthwhile to create application-specific architectures.

“That is one of our big research questions,” according to Brown. “[The issue] is what is the gain there. If you think about a tablet computer or an iPad, it has a facial recognition chip. Its job is just to see faces, right. So we expect that quantum computers will be kind of like that, at least in near term, sort of an extra processor that is interacting with some classical computer. It may turn out to be possible to make quantum processors that are say specifically designed for quantum chemistry problems, that could be a great accelerator for all kinds of applications in chemistry.”

While STAQ plans to leverage the underlying characteristics ion trap technology which might include ASIC-like capabilities, “all of the devices we plan to make will be universal in that they will allow you to do universal quantum computing,” emphasized Brown.

STAQ will also run an annual summer school at Duke aimed at two different audiences, said Brown, one drawn from upper level undergraduate and early graduate school students looking to learn more about quantum information and another group drawn from industry.

Looking at near-term (~18-month) goals, Brown said, “On the algorithm side I hope to identify target algorithms for a computer on the scale of say 60 to 70 qubits. On the experimental side, that first year and a half will be building a new engineering design and building a new system based on our previous experiments with ion traps but moving more towards a functional computer and [something] less like a physics experiment.”

Link to NSF grant: https://www.nsf.gov/awardsearch/showAward?AWD_ID=1818914

Link to Brown’s 2016 paper: https://arxiv.org/abs/1602.02840

Link to earlier HPCwire article: https://www.hpcwire.com/2018/08/07/nsf-invests-15-million-quantum-staq/

Images: Brown paper; NSF

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This