STAQ(ing) the Quantum Computing Deck

By John Russell

August 16, 2018

Quantum computers – at least for now – remain noisy. That’s another way of saying unreliable and in diverse ways that often depend on the specific quantum technology used. One idea is to mitigate noisiness and perhaps seamlessly capture some of the underlying quantum physics by mapping quantum algorithms more directly to the underlying hardware; this might make nearer-term quantum computers practical for some problems. This approach, at least in part, is central to the Software Tailored Architecture for Quantum Design (STAQ) project, announced by NSF last week and led by co-PIs Kenneth Brown and Jungsang Kim of Duke University.

Every project needs a goal and the big callout here is building a 64- (or more) qubit ion trap-based quantum computer capable of tackling problems that classical computers currently stumble on. But that doesn’t catch the scope of the project which is making a point of leveraging multidiscipline expertise to put co-design to work in the quantum domain, exploring specific algorithms for condensed matter physics and quantum chemistry, as well as more general quantum algorithm optimization. There’s also a requirement to run a summer school to share the learnings.

“I always joke that if I knew what the silicon transistor was of quantum computing, I would just do it. But I don’t.” Brown told HPCwire. “Right now I think both superconductors and ion traps have shown a lot of progress and demonstrated a large number of algorithms. The advantage of trapped ions is that every ion is the same. For these small chains [of ions in the trap] you do get this advantage of basically being able to achieve communication between any pair. In superconducting devices, typically, you are only able to talk to sort of neighbor qubits. So if you have an algorithm which requires a longer distance communication between qubits, there is some cost you have to pay to get the information from one to the other.”

There’s a lot going on here – as there is throughout the quantum computing research community. Zeroing in on ion traps for quantum computing isn’t new but it hasn’t received the same notice that semiconductor-based superconducting approaches have á la IBM, Google, D-Wave, Rigetti et. al. NIST (National Institute of Standards and Technology) has put ion trap technology for use as super accurate atomic clocks and a few academic groups have also explored ion trap quantum computing, but without the fanfare attendant other efforts. It turns out ion trap technology – somewhat similar to the mass spec we all know – has several strengths for use in quantum computing.

Brown, Kim, and colleague Christopher Monroe’s (University of Maryland) have written a nice paper on the topic, Co-Designing a Scalable Quantum Computer with Trapped Atomic Ions. Brown is quick to point out 1,000-qubit scale-up ideas presented in the 2016 paper far exceed STAQ’s goal, but that such scaling ambitions do seem reachable over time with ion trap technology.

Here’s brief excerpt from their paper touching on ion technology’s attraction:

“Superconducting circuitry exploits the significant advantages of modern lithography and fabrication technologies: it can be integrated on a solid-state platform and many qubits can simply be printed on a chip. However, they suffer from inhomogeneities and decoherence, as no two superconducting qubits are the same, and their connectivity cannot be reconfigured without replacing the chip or modifying the wires connecting them within a very low temperature environment.

“Trapped atomic ions, on the other hand, feature virtually identical qubits, and their wiring can be reconfigured by modifying externally applied electromagnetic fields. However, atomic qubit switching speeds are generally much slower than solid state devices, and the development of engineering infrastructure for trapped ion quantum computers and the mitigation of noise and decoherence from the applied control fields is just beginning.”

Perhaps a quick (and imperfect) description of ion trap technology is warranted. It’s similar to mass spec. Ions are loaded into traps by generating neutral atoms of the desired element and ionizing the atoms once in the trapping volume. Electrodes (rods) are used to generate forces to contain the ions. RF and laser emissions are used to control the ions, which can be lined in ‘stationary’ chains. Individual ions have their electron states manipulating using lasers which turns them into qubit registers. Brown’s group is using Ytterbium (Yb+) ions whose outer electron shell structure is well-suited for manipulation.

“The trap we use looks like a computer chip, sort of like metal on silicon chip. It’s similar to the four-rod trap (quadrupole) you probably know from mass spec. You cut one of the rods and then you’ve unfolded the trap onto a plate and advantage of that is it allows you to then move the ions around, break the break chains apart, and that sort of thing. It also gives you more control over fields that are containing the ions and the direction of the chain itself. That is housed in a vacuum chamber which is achieved with either vacuum system or with a cryogenic chamber. This is one of the designs questions we are working on right, deciding which way to go,” said Brown.

One important ion trap technology advantage, according to Brown, is the qubit type, something called ‘hyperfine’ qubits. “They basically have no memory error. So unlike many other qubits where you have a constant decay – and it’s all relative to the gate speeds – our relative decay-to-gate-speed is a long, long time. For example, the best result I know of is if you have a microsecond gate time, which is kind of typical for ions, you can have a memory time of ten minutes,” he said.

As explained in their paper, “Qubits stored in trapped atomic ions are represented by two stable electronic levels within each ion, often represented as an effective spin with the two states |↓⟩and |↑⟩corresponding to bit values 0 and 1. The qubits can be initialized and detected with nearly perfect accuracy using conventional optical pumping and state-dependent fluorescence techniques. This restricts the atomic species of trapped ion qubits to those with simple electronic structure (e.g., those with a single valence electron: Be+, Mg+, Ca+, Sr+, Ba+, Zn+, Hg+, Cd+, and Yb+)” Shown below is a schematic from their paper roughly describing a chip-based ion trap.

Co-design is the central tenet for STAQ. “This idea of the software tailored architecture, co-design, is basically we want to make the tools which optimize the mapping of the ideal mathematical algorithm to the actual device of interest. So there are a few things we plan to leverage. One is the at the bottom layer. We often abstract the physics of the quantum device. This has actually been really useful for quantum information as a whole. It allows people to talk about superconducting machines, or ion trap machines, or photon computers, so all these things using the same language. But the underlying physics beneath that gate layer [are] different and there might be some opportunities to simplify some algorithms such that we actually don’t completely remove that abstraction and allow some of the physics [specific to ion trap technology] to seep up to the programmer,” noted Brown.

Building a stack able to take advantage of this flexibility is one of STAQ’s goals. “The idea of the stack is to try to actually do what one of my colleagues says is like a crossword puzzle. We just don’t optimize the algorithm, and then optimize the gate set, and then optimize each gate on the hardware, but we try to modify the gates so that it’s the most appropriate for optimizing the algorithm given the problem,” said Brown.

The breadth of expertise on the STAQ team, said Brown, is a distinct advantage: “We have computer architects. We have quantum information theorists. We have people more on the applications side, and hardware people. You need all those people. You need those different layers working. I think what’s nice is we are reaching a point where these machines are reaching sufficient sophistication that it is easier to find people to think about architecture.”

In some sense flexibility in manipulating ion chains (breaking apart at different lengths, remote entanglement among qubits) allows an almost FPGA-programming-like quality to ion trap quantum computing. “You can do these two-qubit gates between any pair [of ions] and the reason is it’s not like a direct interaction with its neighbor but an interaction which is mediated by the collective motion of the ion chain. In terms of actually mapping algorithms to computers it’s quite nice because if I think about the connection between qubits it’s like a fully connected graph,” said Brown.

“Now that’s not going to scale to 1000 qubits but it’s not clear what the limit is. We know 10 qubits, 20 qubits is no problem. [And] we have some ideas on how to get to 50 qubits but at some point we are going to have to shift the way we put these things together.”

Quantum chemistry is one area of application being examined. “The challenge in doing quantum chemistry on a normal conventional computer is there’s a mismatch between how much classical data we need to store a quantum state,” said Brown. “With a quantum computer you already have this win where there’s a better match. The quantum state on the computer representing the molecule uses a comparable amount of space because they are both in some sense quantum memory. The next thing is each system has kind of its own natural interaction. With an ion trap system, the way the particular gate is performed, the underlying interaction looks a lot looks a lot like a magnetic interaction between two systems. So if the problem you are trying to solve maps nicely to this kind of magnetic interaction, there are actually a lot of shortcuts you can take.”

Given ion trap technology’s flexibility, STAQ hopes to learn whether it may be possible or worthwhile to create application-specific architectures.

“That is one of our big research questions,” according to Brown. “[The issue] is what is the gain there. If you think about a tablet computer or an iPad, it has a facial recognition chip. Its job is just to see faces, right. So we expect that quantum computers will be kind of like that, at least in near term, sort of an extra processor that is interacting with some classical computer. It may turn out to be possible to make quantum processors that are say specifically designed for quantum chemistry problems, that could be a great accelerator for all kinds of applications in chemistry.”

While STAQ plans to leverage the underlying characteristics ion trap technology which might include ASIC-like capabilities, “all of the devices we plan to make will be universal in that they will allow you to do universal quantum computing,” emphasized Brown.

STAQ will also run an annual summer school at Duke aimed at two different audiences, said Brown, one drawn from upper level undergraduate and early graduate school students looking to learn more about quantum information and another group drawn from industry.

Looking at near-term (~18-month) goals, Brown said, “On the algorithm side I hope to identify target algorithms for a computer on the scale of say 60 to 70 qubits. On the experimental side, that first year and a half will be building a new engineering design and building a new system based on our previous experiments with ion traps but moving more towards a functional computer and [something] less like a physics experiment.”

Link to NSF grant: https://www.nsf.gov/awardsearch/showAward?AWD_ID=1818914

Link to Brown’s 2016 paper: https://arxiv.org/abs/1602.02840

Link to earlier HPCwire article: https://www.hpcwire.com/2018/08/07/nsf-invests-15-million-quantum-staq/

Images: Brown paper; NSF

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Digging into the Atos-Nimbix Deal: Big US HPC and Global Cloud Aspirations. Look out HPE?

August 2, 2021

Behind Atos’s deal announced last week to acquire HPC-cloud specialist Nimbix are ramped-up plans to penetrate the U.S. HPC market and global expansion of its HPC cloud capabilities. Nimbix will become “an Atos HPC c Read more…

Berkeley Lab Makes Strides in Autonomous Discovery to Tackle the Data Deluge

August 2, 2021

Data production is outpacing the human capacity to process said data. Whether a giant radio telescope, a new particle accelerator or lidar data from autonomous cars, the sheer scale of the data generated is increasingly Read more…

Verifying the Universe with Exascale Computers

July 30, 2021

The ExaSky project, one of the critical Earth and Space Science applications being solved by the US Department of Energy’s (DOE’s) Exascale Computing Project (ECP), is preparing to use the nation’s forthcoming exas Read more…

What’s After Exascale? The Internet of Workflows Says HPE’s Nicolas Dubé

July 29, 2021

With the race to exascale computing in its final leg, it’s natural to wonder what the Post Exascale Era will look like. Nicolas Dubé, VP and chief technologist for HPE’s HPC business unit, agrees and shared his vision at Supercomputing Frontiers Europe 2021 held last week. The next big thing, he told the virtual audience at SFE21, is something that will connect HPC and (broadly) all of IT – into what Dubé calls The Internet of Workflows. Read more…

How UK Scientists Developed Transformative, HPC-Powered Coronavirus Sequencing System

July 29, 2021

In November 2020, the COVID-19 Genomics UK Consortium (COG-UK) won the HPCwire Readers’ Choice Award for Best HPC Collaboration for its CLIMB-COVID sequencing project. Launched in March 2020, CLIMB-COVID has now resulted in the sequencing of over 675,000 coronavirus genomes – an increasingly critical task as variants like Delta threaten the tenuous prospect of a return to normalcy in much of the world. Read more…

AWS Solution Channel

Data compression with increased performance and lower costs

Many customers associate a performance cost with data compression, but that’s not the case with Amazon FSx for Lustre. With FSx for Lustre, data compression reduces storage costs and increases aggregate file system throughput. Read more…

KAUST Leverages Mixed Precision for Geospatial Data

July 28, 2021

For many computationally intensive tasks, exacting precision is not necessary for every step of the entire task to obtain a suitably precise result. The alternative is mixed-precision computing: using high precision wher Read more…

Digging into the Atos-Nimbix Deal: Big US HPC and Global Cloud Aspirations. Look out HPE?

August 2, 2021

Behind Atos’s deal announced last week to acquire HPC-cloud specialist Nimbix are ramped-up plans to penetrate the U.S. HPC market and global expansion of its Read more…

How UK Scientists Developed Transformative, HPC-Powered Coronavirus Sequencing System

July 29, 2021

In November 2020, the COVID-19 Genomics UK Consortium (COG-UK) won the HPCwire Readers’ Choice Award for Best HPC Collaboration for its CLIMB-COVID sequencing project. Launched in March 2020, CLIMB-COVID has now resulted in the sequencing of over 675,000 coronavirus genomes – an increasingly critical task as variants like Delta threaten the tenuous prospect of a return to normalcy in much of the world. Read more…

What’s After Exascale? The Internet of Workflows Says HPE’s Nicolas Dubé

July 29, 2021

With the race to exascale computing in its final leg, it’s natural to wonder what the Post Exascale Era will look like. Nicolas Dubé, VP and chief technologist for HPE’s HPC business unit, agrees and shared his vision at Supercomputing Frontiers Europe 2021 held last week. The next big thing, he told the virtual audience at SFE21, is something that will connect HPC and (broadly) all of IT – into what Dubé calls The Internet of Workflows. Read more…

IBM and University of Tokyo Roll Out Quantum System One in Japan

July 27, 2021

IBM and the University of Tokyo today unveiled an IBM Quantum System One as part of the IBM-Japan quantum program announced in 2019. The system is the second IB Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

Will Approximation Drive Post-Moore’s Law HPC Gains?

July 26, 2021

“Hardware-based improvements are going to get more and more difficult,” said Neil Thompson, an innovation scholar at MIT’s Computer Science and Artificial Intelligence Lab (CSAIL). “I think that’s something that this crowd will probably, actually, be already familiar with.” Thompson, speaking... Read more…

With New Owner and New Roadmap, an Independent Omni-Path Is Staging a Comeback

July 23, 2021

Put on a shelf by Intel in 2019, Omni-Path faced a uncertain future, but under new custodian Cornelis Networks, OmniPath is looking to make a comeback as an independent high-performance interconnect solution. A "significant refresh" – called Omni-Path Express – is coming later this year according to the company. Cornelis Networks formed last September as a spinout of Intel's Omni-Path division. Read more…

Chameleon’s HPC Testbed Sharpens Its Edge, Presses ‘Replay’

July 22, 2021

“One way of saying what I do for a living is to say that I develop scientific instruments,” said Kate Keahey, a senior fellow at the University of Chicago a Read more…

AMD Chipmaker TSMC to Use AMD Chips for Chipmaking

May 8, 2021

TSMC has tapped AMD to support its major manufacturing and R&D workloads. AMD will provide its Epyc Rome 7702P CPUs – with 64 cores operating at a base cl Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Iran Gains HPC Capabilities with Launch of ‘Simorgh’ Supercomputer

May 18, 2021

Iran is said to be developing domestic supercomputing technology to advance the processing of scientific, economic, political and military data, and to strengthen the nation’s position in the age of AI and big data. On Sunday, Iran unveiled the Simorgh supercomputer, which will deliver.... Read more…

HPE Launches Storage Line Loaded with IBM’s Spectrum Scale File System

April 6, 2021

HPE today launched a new family of storage solutions bundled with IBM’s Spectrum Scale Erasure Code Edition parallel file system (description below) and featu Read more…

Leading Solution Providers

Contributors

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

GTC21: Nvidia Launches cuQuantum; Dips a Toe in Quantum Computing

April 13, 2021

Yesterday Nvidia officially dipped a toe into quantum computing with the launch of cuQuantum SDK, a development platform for simulating quantum circuits on GPU-accelerated systems. As Nvidia CEO Jensen Huang emphasized in his keynote, Nvidia doesn’t plan to build... Read more…

Microsoft to Provide World’s Most Powerful Weather & Climate Supercomputer for UK’s Met Office

April 22, 2021

More than 14 months ago, the UK government announced plans to invest £1.2 billion ($1.56 billion) into weather and climate supercomputing, including procuremen Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Q&A with Jim Keller, CTO of Tenstorrent, and an HPCwire Person to Watch in 2021

April 22, 2021

As part of our HPCwire Person to Watch series, we are happy to present our interview with Jim Keller, president and chief technology officer of Tenstorrent. One of the top chip architects of our time, Keller has had an impactful career. Read more…

Senate Debate on Bill to Remake NSF – the Endless Frontier Act – Begins

May 18, 2021

The U.S. Senate today opened floor debate on the Endless Frontier Act which seeks to remake and expand the National Science Foundation by creating a technology Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire