New Panasas High Performance Storage Straddles Commercial-Traditional HPC

By Doug Black

November 13, 2018

High performance storage vendor Panasas has launched a new version of its ActiveStor product line this morning featuring what the company said is the industry’s first plug-and-play, portable parallel file system that delivers up to 75 Gb/s per rack on industry standard hardware combined with “enterprise-grade reliability and manageability.”

Whereas Panasas has been focused almost entirely on commercial HPC, with the upgraded performance of ActiveStor Ultra the company said it can expand its market reach into traditional HPC, straddling both sectors.

“The HPC storage buyer today has a choice to make,” Jim Donovan, Panasas CMO told us in an announcement pre-brief, “they can get performance at any cost, but in doing so they really sacrifice manageability and ease of use… Or you can choose simplicity, so you get manageability and reliability but give up something on the performance side – that’s enterprise players, like EMC Isilon, and we’d put ourselves in that category currently. With ActiveStor Ultra, we will achieve the highest levels of performance along with the manageability. It’s fast and simple, and that combination is unique.”

Donovan said ActiveStor Ultra is the most significant Panasas announcement in a decade. It includes PanFS 8, which runs on Linux and is a “completely reeingineered” portable network attached storage software implementation that supports an “appliance” deployment model running on industry standard commodity hardware.

“Panasas has achieved a re-set with its ActiveStor Ultra platform which is designed to deliver the highest levels of HPC performance while offering the plug-and-play simplicity, reliability and low total-cost-of-ownership that customers have come to expect,” said Steve Conway, senior research VP at Hyperion Research. “Panasas reports that the new PanFS 8 portable parallel file system will be available at highly competitive price points. It could be a potential game-changer for the company and have a strong impact on the HPC storage industry in general.”

ActiveStor Ultra is designed for extreme performance and extreme scalability configurations and supports flexible networking options, according to Panasas, including Ethernet, InfiniBand and Omni-Path. It is deployed as an integrated appliance consisting of hardware (hybrid storage nodes containing flash and SATA media), the PanFS 8 parallel filesystem and Panasas DirectFlow parallel data access protocol. Industry-standard NFS and SMB client protocols are also supported.

ActiveStor Ultra is a portable file system, meaning it can work on any properly configured hardware. This, Donovan explained, contrasts with “software-defined, which we take to mean you can take a license and run it on any old hardware. That’s not the case for us. We’ll deliver it as an appliance, and the portability side of it will allow us to move it to other hardware platforms as they become available, as well as the potential for OEM-type relationships with other hardware storage providers in the HPC space.”

Donovan said ActiveStor Ultra’s most significant architectural change is automated “intelligent data placement” within the PanFS 8 across three tiers of media: metadata on NVMe, small files on SSDs, and large files on HDDs, resulting in optimized performance for all data types, according to Panasas.

“We’re now separating large files and small file onto storage devices that match the access charactersistics of that type of data , and we’re changing the algorithms that manage that,” Donovan said. “Hard drives are good at delivering bandwidth, you want to give them something large to work with, so we segregate out large files and put them into a Linux file system running on the hard drives in our new storage node. Small files are an IOPS-type workload, so we put them onto SATA SSD because that’s more than adequate for small file type workloads.

“Metadata processing actually desires low latency, so we put an NVMe SSD into the same box and store the metadata there. But we’re also storing the metadata using a database because that software stack is optimized for small transcational operations much more than a traditional file structure is. …intelligent three tiered data placement within the storage node lets our system support mixed workloads and high performance as a result of these decisions.”

Each ActiveStor Ultra has four storage nodes, and each node has six HDD drive slots and two SSD drive slots. Each node supports six to eight HDDs or zero to two SSDs. Each ActiveStor Ultra can deliver 6-7.5 GB/s per 4U enclosure, depending on the configuration. With a minimum configuration of three ActiveStor Ultra enclosures, the total bandwidth performance is expected to be between 18-22 GB/s. Performance and capacity scale linearly without limitations as more racks are added, according to Panasas.

Panasas puts emphasis on automating tasks – route management, node integration, capacity balancing, failure recovery, scrubbing, tuning and retuning for workload changes – that otherwise would take several system admins to handle. According to Donovan, even the company’s largest deployment, more than 25 petabytes in a single namespace, is managed by a part-time worker.

While task automation lowers TCO, it combined with workload optimization delivers, according to the company, the fastest “dock-to-data,” or ‘time-to-first-IO,” less than an hour, in the high performance storage sector, according to Panasas.

“With the system optimally tuned for 80 percent of the workloads,” Donovan said. “users can easily add new workloads without tuning or retuning. Automatic distributed erasure coding-based data protection delivers extreme reliability and eliminates the need for manual intervention.”

Privately held, Sunnyvale-based Panasas said ActiveStor Ultra will be available early in the second half of next year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Stampede2 ‘Shocks’ with New Shock Turbulence Insights

August 19, 2019

Shockwaves play roles in everything from high-speed aircraft to supernovae – and now, supercomputer-powered research from the Texas A&M University and the Texas Advanced Computing Center (TACC) is helping to shed l Read more…

By Oliver Peckham

Nanosheet Transistors: The Last Step in Moore’s Law?

August 19, 2019

Forget for a moment the clamor around the decline of Moore’s Law. It's had a brilliant run, something to be marveled at given it’s not a law at all. Squeezing out the last bit of performance that roughly corresponds Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip using standard CMOS fabrication. At Hot Chips 31 in Stanfor Read more…

By Tiffany Trader

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Talk to Me: Nvidia Claims NLP Inference, Training Records

August 15, 2019

Nvidia says it’s achieved significant advances in conversation natural language processing (NLP) training and inference, enabling more complex, immediate-response interchanges between customers and chatbots. And the co Read more…

By Doug Black

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This