D-Wave Previews Next-Gen Platform; Debuts Pegasus Topology; Targets 5000 Qubits

By John Russell

February 27, 2019

Quantum computing pioneer D-Wave Systems today “previewed” plans for its next-gen adiabatic annealing quantum computing platform which will feature a new underlying fab technology, reduced noise, increased connectivity, 5000-qubit processors, and an expanded toolset for creation of hybrid quantum-classical applications. The company plans to “incrementally” roll out platform elements over the next 18 months.

One major change is implementation of a new topology, Pegasus, in which each qubit is connected to 15 other qubits making it “the most connected of any commercial quantum system in the world,” according to D-Wave. In the current topology, Chimera, each qubit is connected to six other qubits. The roughly 2.5x jump in connectivity will enable users to tackle larger problems with fewer qubits and achieve better performance reports D-Wave.

“The reason we are announcing the preview now is because we will be making this technology available incrementally over the next 18 months and we wanted to provide a framework,” Alan Baratz, executive vice president, R&D and Chief Product Officer, D-Wave, told HPCwire. The plan, he said, is “to start by talking about the new topology now, how it fits into the whole. Then we’ll be announcing new tools, how they fit in. Next you’ll start to see some of the new low noise technology – that will initially be on our current generation system and you’ll see that in the cloud.” The final piece will be early versions of the 5000-qubit next generation systems.

It’s an ambitious plan. Identifying significant milestones now, but without specific dates, is an interesting gambit. Starting now, users can use D-Wave’s Ocean development tools which include compilers for porting of problems into the Pegasus topology. D-Wave launched its cloud-accessed development platform last fall – LEAP – and many of the new features and tools will show up there first (see HPCwire article, D-Wave Is Latest to Offer Quantum Cloud Platform).

Bob Sorensen, VP of research and technology and chief analyst for quantum computing, Hyperion

Bob Sorensen, chief analyst for quantum computing at Hyperion Research, had a positive reaction to D-Wave’s plan, “This announcement indicates that D-Wave continues to advance the state of the art in its quantum computing efforts. Although the increase from 2000 to 5000 qubits is impressive in itself, what strikes me is the new Pegasus topology. I expect that this increased connectivity will prove to be a major driver of new, interesting, and heretofore unrealizable QC algorithms and applications. Finally, I think it is important to note that D-Wave continues to listen to its wide, growing, and increasingly experienced customer base to help guide D-Wave’s future system designs. Being able to tap into the collective expertise of such a user base continues to be a critical element driving the evolution of D-Wave systems.”

Altogether, says D-Wave, the features of its next-gen system are expected to accelerate the race for commercial relevance and so-called quantum advantage – the goal of solving a problem sufficiently better on a quantum computer than on a classical computer to warrant switching to quantum computing for that application. D-Wave has aggressively marketed its success selling machines to commercial and government customers and says those users have developed “more than 100 early applications in areas as diverse as airline scheduling, election modeling, quantum chemistry simulation, automotive design, preventative healthcare, logistics and more.” How ready those apps are is sometimes debated. In any case, Baratz expects the next gen platform to have enough power (compute, developer tools, etc.) to lead to demonstrating customer advantage.

Sorensen is more circumspect about quantum advantage’s importance, “To my mind, the issue of quantum advantage is not a critical one. I really don’t think most users care about a somewhat artificial milestone. What matters is the development of algorithms/applications that bring a new capability to an existing problem or offer some significant speed-up over an existing application. Give a user 50X performance improvement and he/she is not going to lose much sleep debating quantum advantage.

“Bottom line. If at some point the headline reads, “Company Z demonstrates quantum advantage in algorithm X,” what will that mean to the existing and potential QC user base writ large? Not much I suspect. Not without a spate of algorithms to back it up.”

Here are marketing bullet points as excerpted from D-Wave’s announcement:

  • New Topology: Pegasus is the most connected of any commercial quantum system in the world. Each qubit is connected to 15 other qubits (compared to Chimera’s 6), giving it 2.5x more connectivity. It enables embedding of larger problems with fewer physical qubits. The D-Wave Ocean software development kit (SDK) includes tools for generating the Pegasus topology. Interested users can try embedding their problems on Pegasus.
  • “Lower Noise: next generation system will include the lowest noise commercially-available quantum processing units (QPUs) ever produced by D-Wave. This new QPU fabrication technology improves system performance and solution precision to pave the way to greater speedups.
  • “Increased Qubit Count: with more than 5000 qubits, the next generation platform will more than double the qubit count of the existing D-Wave 2000Q. Gives programmers access to a larger, denser, more powerful graph for building commercial quantum applications.
  • “Expansion of Hybrid Software & Tools: Investments in ease-of-use, automation and provide a more powerful hybrid development environment building upon D-Wave Hybrid. Allows allowing developers to run across classical and the next-generation quantum platforms in Python and other common languages. Modular approach incorporates logic to simplify distribution, allowing developers to interrupt processing and synchronize across systems to draw maximum computing power out of each system.
  • “Ongoing Releases: components of the D-Wave next generation quantum platform will come to market between now and mid-2020 via ongoing QPU and software updates available through the cloud. The complete system will be available through cloud and on-premise in mid-2020. Users can get explore a simulation of the new Pegasus topology today.

D-Wave didn’t reveal much detail of the enabling technology advances. Mark Johnson, VP, processor design & development said, “In terms of the integrated circuit we have basically redone the stack and that allowed us to make the design more compact. It also allowed us to get more connectivity. We are also making changes within that stack to reduce the intrinsic contribution to noise and decoherence from the materials. We’re not going to be talking about the recipe, just realize it is a fundamental technology node change, [with] new materials, a new fabrication processes, a new stack.”

Baratz said, “I’d add only that the new materials and processes are not just ‘in design’. We’ve actually used them on our current generation system, our 2000 qubit system. We’ve rebuilt it, using this newer technology stack, have several of them operating in our lab now, and are seeing the results from it we expected to see.”

D-Wave 2000Q System

The lower noise technology, said Baratz, will enable longer coherence times and higher quality solutions. The new operating software “will be designed specifically to support hybrid applications and that means we will be significantly reducing latency. This is important for hybrid applications where you run part classically and send to the quantum processors, get the result, run classically, and back and forth,” he said. For LEAP users, D-Wave will also offer new scheduling options so instead of having to run in a queue, users can reserve blocks of time if necessary to run a longer applications.

A brief review on the D-Wave approach may be useful. It differs rather dramatically from the universal gate-based model. With a gate-model quantum computer you have to specify the sequence of instructions and gates required to solve the problem. In that sense it’s a bit more like programming a classical system where you have to specify the sequence of instructions.

“For our system you don’t do that,” said Baratz. “All you do is specify the problem in a mathematical formulation that our system understands. It understands two different formulations. One of them is the quadratic binary optimization problem. The other is an Ising optimization problem. It’s basically a well-defined mathematical construct. So really programming our system has nothing to do with physics, nothing to do with qubits, nothing to do with entanglement, nothing to do with tuning with pulses; it is about mapping your problem into this mathematical formulation. It’s more like a declarative programing model where you don’t really have to specify the sequence of instruction. As a result it’s much easier to program.”

This description of how D-Wave systems work, taken from D-Wave’s site, may be helpful:

“In nature, physical systems tend to evolve toward their lowest energy state: objects slide down hills, hot things cool down, and so on. This behavior also applies to quantum systems. To imagine this, think of a traveler looking for the best solution by finding the lowest valley in the energy landscape that represents the problem.

“Classical algorithms seek the lowest valley by placing the traveler at some point in the landscape and allowing that traveler to move based on local variations. While it is generally most efficient to move downhill and avoid climbing hills that are too high, such classical algorithms are prone to leading the traveler into nearby valleys that may not be the global minimum. Numerous trials are typically required, with many travelers beginning their journeys from different points.

‘In contrast, quantum annealing begins with the traveler simultaneously occupying many coordinates thanks to the quantum phenomenon of superposition. The probability of being at any given coordinate smoothly evolves as annealing progresses, with the probability increasing around the coordinates of deep valleys. Quantum tunneling allows the traveler to pass through hills—rather than be forced to climb them—reducing the chance of becoming trapped in valleys that are not the global minimum. Quantum entanglement further improves the outcome by allowing the traveler to discover correlations between the coordinates that lead to deep valleys.”

Like its quantum computing rivals IBM and Rigetti, D-Wave is betting heavily on cloud-delivery as both a means for attracting and training QC users as well as offering production capability. Of course, D-Wave is still the only vendor selling systems outright for on premise, though IBM’s new IBM Q System One seems to be a step in that direction.

D-Wave has made it quite easy to create a LEAP account. Users can get one minute of free time to try out the system and one minute per month on an ongoing basis for free if they agree to open source any work created. Baratz says a minute of time buys more than you think (~400-to-4,000 experiments). Fees for commercial use start at $2,000 per hour per month with discounts if you sign up for longer periods of time.

No doubt quantum watchers will monitor how well and how timely D-Wave delivers on its promise. There has been no shortage of optimism from the QC development community (vendor and academia). Likewise the recent $1.25 billion U.S. Quantum Initiative, passed in December, has added to the chorus of those arguing there’s a global quantum computing race with high stakes at risk. We’ll see.

Feature Image: Illustration of Pegasus connectivity, Source: D-Wave Systems

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel 7nm GPU on Roadmap for 2021, OneAPI Coming This Year

May 8, 2019

At Intel's investor meeting today in Santa Clara, Calif., the company filled in details of its roadmap and product launch plans and sought to allay concerns about delays of its 10nm chips. In laying out its 10nm and 7nm timelines, Intel revealed that its first 7nm product would be... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This