IBM Pitches Quantum Volume as Benchmarking Tool for Gate-based Quantum Computers

By John Russell

March 6, 2019

IBM this week announced it had achieved its highest Quantum Volume number to date at the American Physical Society (APS) March meeting being held in Boston. What’s Quantum Volume, you ask? Broadly, it’s a ‘holistic measure’ introduced by IBM in a paper last November that’s intended to characterize gate-based quantum computers, regardless of their underlying technology (semiconductor, ion trap, etc.), with a single number. IBM is urging wide adoption of QV by the quantum computing community.

The idea is interesting. The highest QV score so far is 16 which was attained by IBM’s fourth generation 20-qubit IBM Q System One; that’s double the QV of IBM’s 20-qubit IBM Q Network devices. You can see qubit count isn’t the determinant (but it is a factor). Many system-wide facets – gate error rates, decoherence times, qubit connectivity, operating software efficiency, and more – are effectively baked into the measure. In the paper, IBM likens QV to LINPACK for its ability to compare diverse systems.

IBM has laid out a roadmap in which it believes it can roughly double QVs every year. This rate of progress, argues IBM, will produce quantum advantage – which IBM defines as “a quantum computation is either hundreds or thousands of times faster than a classical computation, or needs a smaller fraction of the memory required by a classical computer, or makes something possible that simply isn’t possible now with a classical computer” – in the 2020s.

Addison Snell, CEO, Intersect360 Research noted, “Quantum volume is an interesting metric for tracking progress toward the ability to leverage quantum computing in ways that would be impractical for conventional supercomputers. With the different approaches to quantum computing, it is difficult to compare this achievement across the industry, but it is nevertheless a compelling statistic.”

There’s a lot to unpack here and it’s best done by reading the IBM paper, which isn’t overly long. Bob Sutor, VP, IBM Q Strategy and Ecosystem, and Sarah Sheldon, research staff at IBM T.J. Watson Research Center, briefed HPCwire on QV’s components, use, and relevance to the pursuit of quantum advantage. Before jumping into how Quantum Value is determined, Sutor’s comments on timing and what the magic QV number might be to achieve quantum advantage are interesting.

“We’re not going to go on record saying this or that particular QV number [will produce quantum advantage]. We have now educated hunches based on the different paths that people are taking, that people are taking for chemistry, for AI explorations, for some of the Monte Carlo simulations, and frankly the QV number may be different and probably will be different for each of those. We are certainly on record as saying in the 2020s and we hope in 3-to-5 years,” said Sutor.

The APS meeting served as a broad launchpad for QV with IBM making several presentations on various quantum topics while also seeking to stimulate conversation and urge adoption of QV within the gate-based quantum computing crowd. IBM issued a press release, a more technical blog with data points, and continued promoting the original paper (Validating quantum computers using randomized model circuits) which is freely downloadable. Rigetti has reportedly implemented QV. Noteworthy, QV is not meant for use with adiabatic annealing quantum systems such as D-Wave’s.

A central challenge in quantum computing is the variety of error and system influences that degrade system control and performance. Lacking practical and powerful enough error correction technology, the community has opted for labelling the modern class of quantum computers as noisy intermediate-scale quantum (NISQ) systems. Recognizing this is a situation likely to persist for some time, the IBM paper’s authors[I] do a nice job describing the problem and their approach to measuring performance. Excerpt:

“In these noisy intermediate-scale quantum (NISQ) systems, performance of isolated gates may not predict the behavior of the system. Methods such as randomized benchmarking, state and process tomography, and gateset tomography are valued for measuring the performance of operations on a few qubits, yet they fail to account for errors arising from interactions with spectator qubits. Given a system such as this, whose individual gate operations have been independently calibrated and verified, how do we measure the degree to which the system performs as a general purpose quantum computer? We address this question by introducing a single-number metric, the quantum volume, together with a concrete protocol for measuring it on near-term systems. Similar to how LINPACK is used for comparing diverse classical computers, this metric is not tailored to any particular system, requiring only the ability to implement a universal set of quantum gates.

“The quantum volume protocol we present is strongly linked to gate error rates, and is influenced by underlying qubit connectivity and gate parallelism. It can thus be improved by moving toward the limit in which large numbers of well-controlled, highly coherent, connected, and generically programmable qubits are manipulated within a state-of-the-art circuit rewriting toolchain. High-fidelity state preparation and readout are also necessary. In this work, we evaluate the quantum volume of current IBM Q devices, and corroborate the results with simulations of the same circuits under a depolarizing error model.”

In practice, explained Sheldon, “We generate model circuits which have a specific form where they are sequences of different layers of random entangling gates. The first step is entangling gates between different pairs of qubits on the device. Then we permute the pairing of qubits, into another layer of entangling gates. Each of these layers we call the depth. So if we have three layers, it’s depth3. What we are looking at are circuits we call square circuits with the same number of qubits as the depth in the circuit. Since we are still talking about small enough numbers of qubits that we can simulate these circuits [on classical systems].

“We run an ideal simulation of the circuit and from get a probability distribution of all the possible outcomes. At the end of applying the circuit, the system should be in some state and if we were to measure it we would get a bunch of bit streams, outcomes, with some probabilities. Then we can compare the probabilities from the ideal case to what we actually measured. Based on how close we are to the ideal situation, we say whether or not we were successful. There are details in the paper about how we actually define the success and how we compare the experimental circuits to the ideal circuits. The main point is by doing these model circuits we’re sort of representing a generic quantum algorithm – [we realize] a quantum algorithm doesn’t use random circuits but this is kind of a proxy for that,” she said.

Shown below are some data characterizing IBM systems – IBM Q System One, IBM Q Network systems “Tokyo” and “Poughkeepsie,” and the publicly-available IBM Q Experience system “Tenerife.” As noted in IBM’s blog the performance of a particular quantum computer can be characterized on two levels: metrics associated with the underlying qubits in the chip—what we call the “quantum device”—and overall full-system performance.

“IBM Q System One’s performance is reflected in some of the best/lowest error rates we have ever measured. The average two qubit gate error is less than two percent, and the best gate has less than one percent error rate. Our devices are close to being fundamentally limited by coherence times, which for IBM Q System One averages 73μs,” write Jay Gambetta (IBM Fellow) and Sheldon in the blog. “The mean two-qubit error rate is within a factor of two (x1.68) of the coherence limit, the theoretical limit set by the qubit T1 and T2 (74μs and 69μs on average for IBM Q System One). This indicates that the errors induced by our controls are quite small, and we are achieving close to the best possible qubit fidelities on this device.”

It will be interesting to see how the quantum computing community responds to the CV metric. Back in May when Hyperion Research launched its quantum practice, analyst Bob Sorensen said, “One of the things I’m hoping we can at least play a role in is the idea of thinking about quantum computing benchmarks. Right now, if you read the popular press, and I say ‘IBM’ and the first thing you think of is, yes they have a 50-qubit system. That doesn’t mean much to anybody other than it’s one more qubit than a 49-qubit system. What I am thinking about is asking these people how can we start to characterize across a number of different abstractions and implementations to gain a sense of how we can measure progress.”

IBM has high hopes for Quantum Volume.

Link to release: https://newsroom.ibm.com/2019-03-04-IBM-Achieves-Highest-Quantum-Volume-to-Date-Establishes-Roadmap-for-Reaching-Quantum-Advantage

Link to blog: https://www.ibm.com/blogs/research/2019/03/power-quantum-device/

Link to paper: https://arxiv.org/pdf/1811.12926.pdf

Feature image; IBM Q System One

[i]Validating quantum computers using randomized model circuits, Andrew W. Cross, Lev S. Bishop, Sarah Sheldon, Paul D. Nation, and Jay M. Gambetta IBM T. J. Watson Research Center, https://arxiv.org/pdf/1811.12926.pdf

 

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

University of Chicago Researchers Generate First Computational Model of Entire SARS-CoV-2 Virus

January 15, 2021

Over the course of the last year, many detailed computational models of SARS-CoV-2 have been produced with the help of supercomputers, but those models have largely focused on critical elements of the virus, such as its Read more…

By Oliver Peckham

Pat Gelsinger Returns to Intel as CEO

January 14, 2021

The Intel board of directors has appointed a new CEO. Intel alum Pat Gelsinger is leaving his post as CEO of VMware to rejoin the company that he parted ways with 11 years ago. Gelsinger will succeed Bob Swan, who will remain CEO until Feb. 15. Gelsinger previously spent 30 years... Read more…

By Tiffany Trader

Roar Supercomputer to Support Naval Aircraft Research

January 14, 2021

One might not think “aircraft” when picturing the U.S. Navy, but the military branch actually has thousands of aircraft currently in service – and now, supercomputing will help future naval aircraft operate faster, Read more…

By Staff report

DOE and NOAA Extend Computing Partnership, Plan for New Supercomputer

January 14, 2021

The National Climate-Computing Research Center (NCRC), hosted by Oak Ridge National Laboratory (ORNL), has been supporting the climate research of the National Oceanic and Atmospheric Administration (NOAA) for the last 1 Read more…

By Oliver Peckham

Using Micro-Combs, Researchers Demonstrate World’s Fastest Optical Neuromorphic Processor for AI

January 13, 2021

Neuromorphic computing, which uses chips that mimic the behavior of the human brain using virtual “neurons,” is growing in popularity thanks to high-profile efforts from Intel and others. Now, a team of researchers l Read more…

By Oliver Peckham

AWS Solution Channel

Now Available – Amazon EC2 C6gn Instances with 100 Gbps Networking

Amazon EC2 C6gn instances powered by AWS Graviton2 processors are now available!

Compared to C6g instances, this new instance type provides 4x higher network bandwidth, 4x higher packet processing performance, and 2x higher EBS bandwidth. Read more…

Intel® HPC + AI Pavilion

Intel Keynote Address

Intel is the foundation of HPC – from the workstation to the cloud to the backbone of the Top500. At SC20, Intel’s Trish Damkroger, VP and GM of high performance computing, addresses the audience to show how Intel and its partners are building the future of HPC today, through hardware and software technologies that accelerate the broad deployment of advanced HPC systems. Read more…

Honing In on AI, US Launches National Artificial Intelligence Initiative Office

January 13, 2021

To drive American leadership in the field of AI into the future, the National Artificial Intelligence Initiative Office has been launched by the White House Office of Science and Technology Policy (OSTP). The new agen Read more…

By Todd R. Weiss

Pat Gelsinger Returns to Intel as CEO

January 14, 2021

The Intel board of directors has appointed a new CEO. Intel alum Pat Gelsinger is leaving his post as CEO of VMware to rejoin the company that he parted ways with 11 years ago. Gelsinger will succeed Bob Swan, who will remain CEO until Feb. 15. Gelsinger previously spent 30 years... Read more…

By Tiffany Trader

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

By John Russell

Intel ‘Ice Lake’ Server Chips in Production, Set for Volume Ramp This Quarter

January 12, 2021

Intel Corp. used this week’s virtual CES 2021 event to reassert its dominance of the datacenter with the formal roll out of its next-generation server chip, the 10nm Xeon Scalable processor that targets AI and HPC workloads. The third-generation “Ice Lake” family... Read more…

By George Leopold

Researchers Say It Won’t Be Possible to Control Superintelligent AI

January 11, 2021

Worries about out-of-control AI aren’t new. Many prominent figures have suggested caution when unleashing AI. One quote that keeps cropping up is (roughly) th Read more…

By John Russell

AMD Files Patent on New GPU Chiplet Approach

January 5, 2021

Advanced Micro Devices is accelerating the GPU chiplet race with the release of a U.S. patent application for a device that incorporates high-bandwidth intercon Read more…

By George Leopold

Programming the Soon-to-Be World’s Fastest Supercomputer, Frontier

January 5, 2021

What’s it like designing an app for the world’s fastest supercomputer, set to come online in the United States in 2021? The University of Delaware’s Sunita Chandrasekaran is leading an elite international team in just that task. Chandrasekaran, assistant professor of computer and information sciences, recently was named... Read more…

By Tracey Bryant

Intel Touts Optane Performance, Teases Next-gen “Crow Pass”

January 5, 2021

Competition to leverage new memory and storage hardware with new or improved software to create better storage/memory schemes has steadily gathered steam during Read more…

By John Russell

Farewell 2020: Bleak, Yes. But a Lot of Good Happened Too

December 30, 2020

Here on the cusp of the new year, the catchphrase ‘2020 hindsight’ has a distinctly different feel. Good riddance, yes. But also proof of science’s power Read more…

By John Russell

Esperanto Unveils ML Chip with Nearly 1,100 RISC-V Cores

December 8, 2020

At the RISC-V Summit today, Art Swift, CEO of Esperanto Technologies, announced a new, RISC-V based chip aimed at machine learning and containing nearly 1,100 low-power cores based on the open-source RISC-V architecture. Esperanto Technologies, headquartered in... Read more…

By Oliver Peckham

Azure Scaled to Record 86,400 Cores for Molecular Dynamics

November 20, 2020

A new record for HPC scaling on the public cloud has been achieved on Microsoft Azure. Led by Dr. Jer-Ming Chia, the cloud provider partnered with the Beckman I Read more…

By Oliver Peckham

NICS Unleashes ‘Kraken’ Supercomputer

April 4, 2008

A Cray XT4 supercomputer, dubbed Kraken, is scheduled to come online in mid-summer at the National Institute for Computational Sciences (NICS). The soon-to-be petascale system, and the resulting NICS organization, are the result of an NSF Track II award of $65 million to the University of Tennessee and its partners to provide next-generation supercomputing for the nation's science community. Read more…

Is the Nvidia A100 GPU Performance Worth a Hardware Upgrade?

October 16, 2020

Over the last decade, accelerators have seen an increasing rate of adoption in high-performance computing (HPC) platforms, and in the June 2020 Top500 list, eig Read more…

By Hartwig Anzt, Ahmad Abdelfattah and Jack Dongarra

Aurora’s Troubles Move Frontier into Pole Exascale Position

October 1, 2020

Intel’s 7nm node delay has raised questions about the status of the Aurora supercomputer that was scheduled to be stood up at Argonne National Laboratory next year. Aurora was in the running to be the United States’ first exascale supercomputer although it was on a contemporaneous timeline with... Read more…

By Tiffany Trader

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

By John Russell

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

Programming the Soon-to-Be World’s Fastest Supercomputer, Frontier

January 5, 2021

What’s it like designing an app for the world’s fastest supercomputer, set to come online in the United States in 2021? The University of Delaware’s Sunita Chandrasekaran is leading an elite international team in just that task. Chandrasekaran, assistant professor of computer and information sciences, recently was named... Read more…

By Tracey Bryant

Leading Solution Providers

Contributors

Top500: Fugaku Keeps Crown, Nvidia’s Selene Climbs to #5

November 16, 2020

With the publication of the 56th Top500 list today from SC20's virtual proceedings, Japan's Fugaku supercomputer – now fully deployed – notches another win, Read more…

By Tiffany Trader

Texas A&M Announces Flagship ‘Grace’ Supercomputer

November 9, 2020

Texas A&M University has announced its next flagship system: Grace. The new supercomputer, named for legendary programming pioneer Grace Hopper, is replacing the Ada system (itself named for mathematician Ada Lovelace) as the primary workhorse for Texas A&M’s High Performance Research Computing (HPRC). Read more…

By Oliver Peckham

At Oak Ridge, ‘End of Life’ Sometimes Isn’t

October 31, 2020

Sometimes, the old dog actually does go live on a farm. HPC systems are often cursed with short lifespans, as they are continually supplanted by the latest and Read more…

By Oliver Peckham

Nvidia and EuroHPC Team for Four Supercomputers, Including Massive ‘Leonardo’ System

October 15, 2020

The EuroHPC Joint Undertaking (JU) serves as Europe’s concerted supercomputing play, currently comprising 32 member states and billions of euros in funding. I Read more…

By Oliver Peckham

Gordon Bell Special Prize Goes to Massive SARS-CoV-2 Simulations

November 19, 2020

2020 has proven a harrowing year – but it has produced remarkable heroes. To that end, this year, the Association for Computing Machinery (ACM) introduced the Read more…

By Oliver Peckham

Nvidia-Arm Deal a Boon for RISC-V?

October 26, 2020

The $40 billion blockbuster acquisition deal that will bring chipmaker Arm into the Nvidia corporate family could provide a boost for the competing RISC-V architecture. As regulators in the U.S., China and the European Union begin scrutinizing the impact of the blockbuster deal on semiconductor industry competition and innovation, the deal has at the very least... Read more…

By George Leopold

Intel Xe-HP GPU Deployed for Aurora Exascale Development

November 17, 2020

At SC20, Intel announced that it is making its Xe-HP high performance discrete GPUs available to early access developers. Notably, the new chips have been deplo Read more…

By Tiffany Trader

HPE, AMD and EuroHPC Partner for Pre-Exascale LUMI Supercomputer

October 21, 2020

Not even a week after Nvidia announced that it would be providing hardware for the first four of the eight planned EuroHPC systems, HPE and AMD are announcing a Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This