Super-Connecting the Supercomputers

By Gilad Shainer, Mellanox Technologies

June 10, 2019

Supercomputers are the essential tools we need to conduct research, enable scientific discoveries, design new products, and develop self-learning software algorithms. Supercomputing leadership means scientific leadership, which explains the investments made by many governments and research institutes to build faster and more powerful supercomputing platforms.

The heart of a supercomputer is the network that connects the compute elements together, enabling parallel and synchronized computing cycles. Over the past decades, multiple network technologies were created and multiple have disappeared. InfiniBand, an industry standard developed in 1999, continues to show a strong presence in the high-performance computing market. It connected one of the top three supercomputers in 2013 and maintains a strong roadmap into the future.

Many proprietary networks that existed 10 and 15 years ago are no longer in use today; QsNet, Myrinet, Seastar are but a few examples. QSNet technology was later used by Gnodal, which added Ethernet gateways to form an Ethernet switch network, but its development was halted several years ago. Part of that technology and concept is being used in the first generation of Slingshot. Slingshot is planned to replace a former proprietary Aries technology, which replaced Gemini proprietary technology, which replaced Seastar. One of the main disadvantages of a proprietary network is that it requires recreating old concepts again and again—concepts such as congestion control, routing schemes and more.

Being a standard-based interconnect, InfiniBand enjoys the continuous development of new capabilities, better performance, and scalability. It is used in many of the leading supercomputers around the world, demonstrating 96% network utilization with probably the most advanced adaptive routing capabilities (“The Design, Deployment, and Evaluation of the CORAL Pre-Exascale Systems”), and delivering leading performance for the most demanding high compute intensive applications.

InfiniBand technology can be separated into three main pillars: connectivity, network, and communication. The connectivity pillar refers to the elements around the interconnect infrastructure such as topologies. The network pillar refers to the network transport and routing for example. And the communication pillar refers to co-design elements related to communication frameworks such as MPI, SHMEM/PGAS and more.

The Connectivity Pillar

InfiniBand was specified and designed as the ultimate software-defined network. One can define and manage complete routing schemes of the network from a centralized place, and everything is programmable. This advantage enables support for any interconnect topology and optimizes topologies to best fit the applications and workloads needs. Many of today’s supercomputers use the Fat Tree topology as it provides low latency and effectively supports a variety of applications. There are some Torus topologies in use, which best serve stencil applications. Other topologies including Hypercube, Enhanced Hypercube, Dragonfly+ and more are coming in the future.

Dragonfly+ is hybrid topology based on the conventional Dragonfly and extended using the properties of Fat Tree providing the benefit of both. It includes a Fully Progressive Adapting Routing technique, is more scalable than Dragonfly at the same cost, and able to provide the same or better throughput for equivalent Dragonfly and Fat Tree topologies under various traffic patterns (“Dragonfly+: Low Cost Topology for Scaling Datacenters,” Alexander Shpiner, Zachy Haramaty, Saar Eliad, Vladimir Zdornov, Barak Gafni and Eitan Zahavi).

Furthermore, the traditional Dragonfly presents performance limitations for adversarial traffic, as within a group, there is only one route from ingress switch to egress switch. Therefore, network bandwidth decreases with higher switch radix. The more ports on the switch, the lower the data throughput. InfiniBand Dragonfly+ includes multiple routes from ingress switch to egress switch, thereby delivering the highest data throughput. Moreover, due to its hybrid design, Dragonfly+ can simply be extended over time with no need to reroute any of the long cables—an advantage over Fat Trees and traditional Dragonfly networks.

Multi-Host technology enables multiple hosts to connect to a single interconnect adapter by separating the PCIe interface into multiple and independent interfaces, with no performance degradation. This results in lower total cost of ownership (TCO) in the data center by reducing CAPEX requirements from multiple cables, network adapters, and switch ports to only one of each, and by reducing OPEX by cutting down on switch port management and overall power usage.

The Network Pillar

InfiniBand is a pure offload interconnect, managing all network function and transport at the network level, and not imposing overheads on the CPU as other networks such as Ethernet or OmniPath. This results in more CPU cycles being dedicated to the applications and higher overall performance and scalability.

In many networks, a management software utility is responsible for receiving notifications of network errors and in order to modify network routes or change job scheduling to avoid the errors. But this can be time consuming—around 5 seconds for 1000 nodes and 30 seconds for clusters with 10000 or more endpoints—certainly not fast enough to ensure the seamless integrity of a running computation. In fact, no software mechanism can be responsive enough at very large scales to detect and fix fabrics that suffer from a link failure. To address this problem, InfiniBand includes a new and innovative solution called SHIELD (Self-Healing Interconnect Enhancement for Intelligent Datacenters), which takes advantage of the intelligence already built into InfiniBand switches. By providing the fabric with self-healing autonomy, the speed with which communications can be corrected in the face of a link failure can be sped up by 5000x. This is fast enough to save communications from expensive retransmissions or absolute failure.

The Communication Pillar

Mellanox Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)™ technology is included in the EDR and HDR InfiniBand switches. SHARP improves upon the performance of MPI operation by offloading collective operations from the CPU to the switch network, and eliminating the need to send data multiple times between endpoints. This innovative approach decreases the amount of data traversing the network as aggregation nodes are reached, and dramatically reduces the MPI operations time. Implementing collective communication algorithms in the network also has additional benefits, such as freeing up valuable CPU resources for computation rather than using them to process communication.

SHARP provides lower and flat latencies for data aggregation and reduction operations (e.g., MPI Reduce, All-Reduce, Barrier, Broadcast, etc.) compared to other options, so adding more nodes to compute clusters does not adversely affect. SHARP is also the best technology to enable the Exascale supercomputing generation.

Furthermore, SHARP provides key performance enhancement for deep learning and artificial intelligence applications. The combination of SHARP with leading GPUs and the NVIDIA Collective Communications Library (NCCL) deliver leading efficiency and scalability for example.

Another new technology is SNAP (Software-defined Network Accelerated Processing) which enables hardware virtualization of PCIe devices, such as NVMe storage. The NVMe SNAP framework allows users to easily integrate networked storage solutions into their high-performance compute and storage infrastructures. It enables the efficient disaggregation of compute and storage to facilitate fully-optimized resource utilization.

NVMe SNAP logically presents networked storage, such as NVMe over Fabrics (NVMe-oF), as a local NVMe drive. This allows the host operating system to use a standard NVMe-driver instead of a remote networking storage protocol. The host benefits from the performance and simplicity of local NVMe storage, unaware that remote InfiniBand connected storage is being utilized and virtualized by NVMe SNAP.

Furthermore SNAP may apply sophisticated logic and data protection mechanisms (mirroring, compression, data-deduplication, thin-provisioning, encryption, etc.) to the network storage that it virtualizes as local NVMe.

Super-Connecting the #1 Supercomputers

By providing leading data throughput, extremely low latency, and, most importantly, In-Network Computing engines and full programmability, InfiniBand is the leading interconnect technology for compute intensive applications, high performance computing, deep learning and other applications. InfiniBand overtakes proprietary networks and accelerates many of the top supercomputers around the world.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

RPI Powers Up ‘AiMOS’ AI Supercomputer

December 11, 2019

Designed to push the frontiers of computing chip and systems performance optimized for AI workloads, an 8 petaflops (Linpack) IBM Power9-based supercomputer has been unveiled in upstate New York that will be used by IBM Read more…

By Doug Black

At SC19: Developing a Digital Twin

December 11, 2019

In the not too distant future, we can expect to see our skies filled with unmanned aerial vehicles (UAVs) delivering packages, maybe even people, from location to location. In such a world, there will also be a digita Read more…

By Aaron Dubrow

Supercomputers Help Predict Carbon Dioxide Levels

December 10, 2019

The Earth’s terrestrial ecosystems – its lands, forests, jungles and so on – are crucial “sinks” for atmospheric carbon, holding nearly 30 percent of our annual CO2 emissions as they breathe in the carbon-rich Read more…

By Oliver Peckham

Finally! SC19 Competitors Live and in Color!

December 10, 2019

You know the saying “better late than never”? That’s how my cluster competition coverage is faring this year. With SC19 coming late in November, quickly followed by my annual trip to South Africa to cover their clu Read more…

By Dan Olds

Intel’s Jim Clarke on its New Cryo-controller and why Intel isn’t Late to the Quantum Party

December 9, 2019

Intel today introduced the ‘first-of-its-kind’ cryo-controller chip for quantum computing and previewed a cryo-prober tool for characterizing quantum processor chips. The new controller is a mixed-signal SoC named Ho Read more…

By John Russell

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

GPU Scheduling and Resource Accounting: The Key to an Efficient AI Data Center

[Connect with LSF users and learn new skills in the IBM Spectrum LSF User Community!]

GPUs are the new CPUs

GPUs have become a staple technology in modern HPC and AI data centers. Read more…

What’s New in HPC Research: Natural Gas, Precision Agriculture, Neural Networks and More

December 6, 2019

In this bimonthly feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

By Oliver Peckham

RPI Powers Up ‘AiMOS’ AI Supercomputer

December 11, 2019

Designed to push the frontiers of computing chip and systems performance optimized for AI workloads, an 8 petaflops (Linpack) IBM Power9-based supercomputer has Read more…

By Doug Black

Intel’s Jim Clarke on its New Cryo-controller and why Intel isn’t Late to the Quantum Party

December 9, 2019

Intel today introduced the ‘first-of-its-kind’ cryo-controller chip for quantum computing and previewed a cryo-prober tool for characterizing quantum proces Read more…

By John Russell

On the Spack Track @SC19

December 5, 2019

At the annual supercomputing conference, SC19 in Denver, Colorado, there were Spack events each day of the conference. As a reflection of its grassroots heritage, nine sessions were planned by more than a dozen thought leaders from seven organizations, including three U.S. national Department of Energy (DOE) laboratories and Sylabs... Read more…

By Elizabeth Leake

Intel’s New Hyderabad Design Center Targets Exascale Era Technologies

December 3, 2019

Intel's Raja Koduri was in India this week to help launch a new 300,000 square foot design and engineering center in Hyderabad, which will focus on advanced com Read more…

By Tiffany Trader

AWS Debuts 7nm 2nd-Gen Graviton Arm Processor

December 3, 2019

The “x86 Big Bang,” in which market dominance of the venerable Intel CPU has exploded into fragments of processor options suited to varying workloads, has n Read more…

By Doug Black

Ride on the Wild Side – Squyres SC19 Mars Rovers Keynote

December 2, 2019

Reminding us of the deep and enabling connection between HPC and modern science is an important part of the SC Conference mission. And yes, HPC is a science its Read more…

By John Russell

NSCI Update – Adapting to a Changing Landscape

December 2, 2019

It was November of 2017 when we last visited the topic of the National Strategic Computing Initiative (NSCI). As you will recall, the NSCI was started with an Executive Order (E.O. No. 13702), that was issued by President Obama in July of 2015 and was followed by a Strategic Plan that was released in July of 2016. The question for November of 2017... Read more…

By Alex R. Larzelere

Tsinghua University Racks Up Its Ninth Student Cluster Championship Win at SC19

November 27, 2019

Tsinghua University has done it again. At SC19 last week, the eight-time gold medal-winner team took home the top prize in the 2019 Student Cluster Competition Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

SC19: IBM Changes Its HPC-AI Game Plan

November 25, 2019

It’s probably fair to say IBM is known for big bets. Summit supercomputer – a big win. Red Hat acquisition – looking like a big win. OpenPOWER and Power processors – jury’s out? At SC19, long-time IBMer Dave Turek sketched out a different kind of bet for Big Blue – a small ball strategy, if you’ll forgive the baseball analogy... Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

Leading Solution Providers

SC 2019 Virtual Booth Video Tour

AMD
AMD
CEJN
CJEN
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
SIX NINES IT
SIX NINES IT
VERNE GLOBAL
VERNE GLOBAL
WEKAIO
WEKAIO

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This