IEEE Releases Expansive 2018 Roadmap for Devices and Systems

By John Russell

July 24, 2019

IEEE yesterday released the 2018 update to its International Roadmap for Devices and System (IRDS). It’s part history text, part crystal ball, and as IEEE emphasizes, a key reference for the entire electronics value chain. You may remember this report got its start in ~1998 as the International Technology Roadmap for Semiconductors (ITRS) when the focus was squarely on semiconductor technology. It morphed into the IRDS report in 2017 as the decline in Moore’s Law highlighted the rise of many other factors driving computer performance. IEEE and its collaborators responded by expanding the breadth of the report.

As noted in the announcement: “The updated IRDS includes new information on cryogenic electronics and quantum information processing, added benchmarks for applications, and supplemental information and metrics from the More Moore team. In addition, there’s a newly released summary from Beyond CMOS, and updates for emerging devices, outside systems connectivity technology, factory integration (including smart manufacturing and security topics), metrology, and yield enhancement. Market drivers for medical devices and a new automotive market drivers report are also included.”

Let’s say IRDS is more than light summer reading.

On balance, historical information seems most plentiful and many of the projected trends are familiar; nevertheless there’s plenty to dig into. (Check out HPCwire’s coverage of the final ITRS report, Transistors Won’t Shrink Beyond 2021, Says Final ITRS Report) Below is IEEE’s description of the new report:

“The IRDS is a set of predictions that serves as the successor to the ITRS. The intent is to provide a clear outline to simplify academic, manufacturing, supply, and research coordination regarding the development of electronic devices and systems.

“The goals of the roadmap are as follows:

  1. To identify key trends related to devices, systems, and all related technologies by generating a roadmap with a 15-year horizon
  2. To determine generic devices’ and systems’ needs, challenges, potential solutions, and opportunities for innovation
  3. To encourage related activities worldwide through collaborative events, such as related IEEE conferences and roadmap workshops

“The shift and evolution of the roadmap from the ITRS to the IRDS has translated to an expanded focus on systems. Emphasis has been placed on architectures and applications that deviate from the traditional paradigm of device->circuit->logic gate->functional block->system.”

Those are big objectives. Sorting through the report’s high points is beyond the scope of this article. A fair amount of discussion is given to IoT and cloud computing. HPC proper receives a bit less attention. Best to carve out some beach time for reading. It is interesting to note that the 15-year horizon forecast on some of its predictions seems tenuous or directional at best – it’s hard to know much about what 2033 will look like. One example is shown below with explanatory notes at the bottom of the article.

Among IRDS’s extensive contents, it posits a number of Grand Challenges. The lengthy executive summary (~38 pages) provides an overview. Here are a few elements from a Grand Challenge labelled More Moore:

LOGIC DEVICE SCALING
Beyond 2022 a transition from FinFET to gate-all-around (GAA) will start and potentially a transition to vertical nanowires devices will be needed when there will be no room left for the gate length scale down due to the limits of fin width scaling (saturating the Lgate scaling to sustain the electrostatics control) and contact width.

FinFET and lateral GAA devices enable a higher drive at unit footprint if fin pitch can be aggressively scaled while increasing the fin height. This increased drive at unit footprint by scaling the fin pitch comes at a trade-off between fringing capacitance between gate and contact and series resistance. This trend in reducing the number of fins while balancing the drive with increased fin height is defined as fin depopulation strategy, which also simultaneously reduces the standard cell height, therefore the overall chip area.

The most difficult challenge for interconnects is the introduction of new materials that meet the wire conductivity requirements and reduce dielectric permittivity. As for the conductivity, the impact of size effects on interconnect structures must be mitigated. Future effective κ requirements preclude the use of a trench etch stop for dual damascene structures.

DRAM AND 3D NAND FLASH MEMORY
Since the DRAM storage capacitor gets physically smaller with scaling, the EOT (equivalent oxide thickness) must scale down sharply to maintain adequate storage capacitance. To scale the EOT, dielectric materials having high relative dielectric constant (κ) will be needed. Therefore metal-insulator-metal (MIM) capacitors have been adopted using high-κ (ZrO2/Al2O/ZrO2) as the capacitor of 40−30 nm half-pitch DRAM. This material evolution and improvement will continue until 20 nm high- performance (HP) and ultra-high-κ (perovskite κ > 50 ~ 100) materials are released. Also, the physical thickness of the high-κ insulator should be scaled down to fit the minimum feature size. Due to that, capacitor 3D structure will be changed from cylinder to pillar shape.

It’s probably best to think of IRDS as a living document that has grown by accretion, jettisoning little through the years. The result, perhaps necessarily, is the new material seems perhaps a bit thin. Its strength is still on the “semiconductor side” but expansion to systems and more is the right direction.

“The IRDS continues to lead as the go-to reference for researchers, developers and technologists around the world by providing a comprehensive overview of the computer and electronics industry’s trajectory,” said IEEE Fellow Thomas M. Conte, co-chair, IEEE Rebooting Computing Initiative, vice-chair of IRDS, and professor, Georgia Institute of Technology in the official announcement. “The updated IRDS builds upon 16 years of projecting technology needs for the evolving semiconductor and computer industries.”

“The IRDS represents a global effort needed for future computing systems covering many different applications. These worldwide roadmapping activities will allow our community to identify and overcome emerging challenges in this field and to speed-up technology innovation that can drive the development of future markets,” said Francis Balestra, member, Governing Board of the SiNANO Institute, director of research, The French National Center for Scientific Research (CNRS) and vice president of Grenoble Institute of Technology, also quoted in the release.

IRDS partners with regional roadmaps in Europe and Japan. “There are memorandums of understanding (MoUs) with the NanoElectronics Roadmap for Europe: Identification and Dissemination (NEREID, Horizon 2020), of the SiNANO Institute in Europe, and with the Systems and Devices Roadmap committee of Japan (SDRJ) of the Japan Society of Applied Physics,” according to IEEE.

IEEE reports “The updated IRDS can be downloaded by visiting the IRDS home page and joining the IRDS Technical Community. The IRDS is an IEEE Standards Association (IEEE SA) Industry Connections (IC) Program sponsored by the IEEE Rebooting Computing (IEEE RC) Initiative, a program of IEEE Future Directions.”

Link to IEEE release: https://www.businesswire.com/news/home/20190723005052/en/IEEE-Update-International-Roadmap-Devices-Systems-IRDSTM

Link to IRDS page: https://irds.ieee.org

[1]Notes for Table ES2:

ORTC: Logic Notes[1] Based on 0.71x reduction per “Node Range” (“Node” = ~2x Mx).
[2] Based on 0.71x Mx reduction per “Generic Node”, or .5x cell; 2x density; beginning 2013/”G1″/40nm.
[3] Defined as distance between metallurgical source/drain junctions

ORTC: DRAM Notes
[1] The definition of DRAM Half pitch has been changed from this edition. Because of 6F2 DRAM cell, BL pitch is no more critical dimension. pitch= (Cell Area/ Call size factor)^0.5.”
Critical dimension for process development, the Minimum half pitch is also introduced. Currently Active area (long rectangle island shape) half pitch is the critical dimension of 6F2 DRAM.
Calculated half pitch is use the following equation “Calculated half pitch= (Cell Area/ Call size factor)^0.5.” Critical dimension for process development, the Minimum half pitch is also introduced.
Currently Active area (long rectangle island shape) half pitch is the critical dimension of 6F2 DRAM.
[11] Cell size factor = a = (DRAM cell size/F2), where F is the DRAM 1⁄2 pitch. The current values of a are 6 from 2009. And a=4 will be predicted in 2021.

ORTC: NAND Flash Notes
[1] 2D NAND strings consist of closely packed polysilicon control gates (the Word Lines) that separate the source and drain of devices with no internal contact within the cell.
Up to now this uncontacted word line pitch is still the tightest in all technologies.
[6] The number of 3D layers is not a unique function, depending on the cell 1/2 pitch and 3D NAND technology architecture chosen. Lower number of 3D layers generally has lower bit cost,
but other factors such as decoding method, speed performance, easier or harder to get yield, also need to be considered.
The number of 3D layers spans a range since the same density product may be achieved by using smaller 1/2 pitch and fewer layers, or larger 1/2 pitch and more layers.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Summit Now Offers Virtual Tours

August 10, 2020

Summit, the second most powerful publicly ranked supercomputer in the world, now has a virtual tour. The tour, implemented by 3D platform Matterport, allows users to virtually “walk” around the massive supercomputer Read more…

By Oliver Peckham

Supercomputer Simulations Examine Changes in Chesapeake Bay

August 8, 2020

The Chesapeake Bay, the largest estuary in the continental United States, weaves its way south from Maryland, collecting waters from West Virginia, Delaware, DC, Pennsylvania and New York along the way. Like many major e Read more…

By Oliver Peckham

Student Success from ‘Scratch’: CHPC’s Proof is in the Pudding

August 7, 2020

Happy Sithole, who directs the South African Centre for High Performance Computing (SA-CHPC), called the 13th annual CHPC National conference to order on December 1, 2019, at the Birchwood Conference Centre in Kempton Pa Read more…

By Elizabeth Leake

New GE Simulations on Summit to Advance Offshore Wind Power

August 6, 2020

The wind energy sector is a frequent user of high-power simulations, with researchers aiming to optimize wind flows and energy production from the massive turbines. Now, researchers at GE are preparing to undertake a lar Read more…

By Oliver Peckham

Research: A Survey of Numerical Methods Utilizing Mixed Precision Arithmetic

August 5, 2020

Within the past years, hardware vendors have started designing low precision special function units in response to the demand of the machine learning community and their demand for high compute power in low precision for Read more…

By Hartwig Anzt and Jack Dongarra

AWS Solution Channel

AWS announces the release of AWS ParallelCluster 2.8.0

AWS ParallelCluster is a fully supported and maintained open source cluster management tool that makes it easy for scientists, researchers, and IT administrators to deploy and manage High Performance Computing (HPC) clusters in the AWS cloud. Read more…

Intel® HPC + AI Pavilion

Supercomputing the Pandemic: Scientific Community Tackles COVID-19 from Multiple Perspectives

Since their inception, supercomputers have taken on the biggest, most complex, and most data-intensive computing challenges—from confirming Einstein’s theories about gravitational waves to predicting the impacts of climate change. Read more…

Implement Photonic Tensor Cores for Machine Learning?

August 5, 2020

Researchers from George Washington University have reported an approach for building photonic tensor cores that leverages phase change photonic memory to implement a neural network (NN). Their novel architecture, reporte Read more…

By John Russell

Summit Now Offers Virtual Tours

August 10, 2020

Summit, the second most powerful publicly ranked supercomputer in the world, now has a virtual tour. The tour, implemented by 3D platform Matterport, allows use Read more…

By Oliver Peckham

HPE Keeps Cray Brand Promise, Reveals HPE Cray Supercomputing Line

August 4, 2020

The HPC community, ever-affectionate toward Cray and its eponymous founder, can breathe a (virtual) sigh of relief. The Cray brand will live on, encompassing th Read more…

By Tiffany Trader

Machines, Connections, Data, and Especially People: OAC Acting Director Amy Friedlander Charts Office’s Blueprint for Innovation

August 3, 2020

The path to innovation in cyberinfrastructure (CI) will require continued focus on building HPC systems and secure connections between them, in addition to the Read more…

By Ken Chiacchia, Pittsburgh Supercomputing Center/XSEDE

Nvidia Said to Be Close on Arm Deal

August 3, 2020

GPU leader Nvidia Corp. is in talks to buy U.K. chip designer Arm from parent company Softbank, according to several reports over the weekend. If consummated Read more…

By George Leopold

Intel’s 7nm Slip Raises Questions About Ponte Vecchio GPU, Aurora Supercomputer

July 30, 2020

During its second-quarter earnings call, Intel announced a one-year delay of its 7nm process technology, which it says it will create an approximate six-month shift for its CPU product timing relative to prior expectations. The primary issue is a defect mode in the 7nm process that resulted in yield degradation... Read more…

By Tiffany Trader

PEARC20 Plenary Introduces Five Upcoming NSF-Funded HPC Systems

July 30, 2020

Five new HPC systems—three National Science Foundation-funded “Capacity” systems and two “Innovative Prototype/Testbed” systems—will be coming onlin Read more…

By Ken Chiacchia, Pittsburgh Supercomputing Center/XSEDE

Nvidia Dominates Latest MLPerf Training Benchmark Results

July 29, 2020

MLPerf.org released its third round of training benchmark (v0.7) results today and Nvidia again dominated, claiming 16 new records. Meanwhile, Google provided e Read more…

By John Russell

$39 Billion Worldwide HPC Market Faces 3.7% COVID-related Drop in 2020

July 29, 2020

Global HPC market revenue reached $39 billion in 2019, growing a healthy 8.2 percent over 2018, according to the latest analysis from Intersect360 Research. A 3 Read more…

By Tiffany Trader

Supercomputer Modeling Tests How COVID-19 Spreads in Grocery Stores

April 8, 2020

In the COVID-19 era, many people are treating simple activities like getting gas or groceries with caution as they try to heed social distancing mandates and protect their own health. Still, significant uncertainty surrounds the relative risk of different activities, and conflicting information is prevalent. A team of Finnish researchers set out to address some of these uncertainties by... Read more…

By Oliver Peckham

Supercomputer-Powered Research Uncovers Signs of ‘Bradykinin Storm’ That May Explain COVID-19 Symptoms

July 28, 2020

Doctors and medical researchers have struggled to pinpoint – let alone explain – the deluge of symptoms induced by COVID-19 infections in patients, and what Read more…

By Oliver Peckham

Intel’s 7nm Slip Raises Questions About Ponte Vecchio GPU, Aurora Supercomputer

July 30, 2020

During its second-quarter earnings call, Intel announced a one-year delay of its 7nm process technology, which it says it will create an approximate six-month shift for its CPU product timing relative to prior expectations. The primary issue is a defect mode in the 7nm process that resulted in yield degradation... Read more…

By Tiffany Trader

Nvidia Said to Be Close on Arm Deal

August 3, 2020

GPU leader Nvidia Corp. is in talks to buy U.K. chip designer Arm from parent company Softbank, according to several reports over the weekend. If consummated Read more…

By George Leopold

Supercomputer Simulations Reveal the Fate of the Neanderthals

May 25, 2020

For hundreds of thousands of years, neanderthals roamed the planet, eventually (almost 50,000 years ago) giving way to homo sapiens, which quickly became the do Read more…

By Oliver Peckham

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

Neocortex Will Be First-of-Its-Kind 800,000-Core AI Supercomputer

June 9, 2020

Pittsburgh Supercomputing Center (PSC - a joint research organization of Carnegie Mellon University and the University of Pittsburgh) has won a $5 million award Read more…

By Tiffany Trader

HPE Keeps Cray Brand Promise, Reveals HPE Cray Supercomputing Line

August 4, 2020

The HPC community, ever-affectionate toward Cray and its eponymous founder, can breathe a (virtual) sigh of relief. The Cray brand will live on, encompassing th Read more…

By Tiffany Trader

Leading Solution Providers

Contributors

Nvidia’s Ampere A100 GPU: Up to 2.5X the HPC, 20X the AI

May 14, 2020

Nvidia's first Ampere-based graphics card, the A100 GPU, packs a whopping 54 billion transistors on 826mm2 of silicon, making it the world's largest seven-nanom Read more…

By Tiffany Trader

Australian Researchers Break All-Time Internet Speed Record

May 26, 2020

If you’ve been stuck at home for the last few months, you’ve probably become more attuned to the quality (or lack thereof) of your internet connection. Even Read more…

By Oliver Peckham

15 Slides on Programming Aurora and Exascale Systems

May 7, 2020

Sometime in 2021, Aurora, the first planned U.S. exascale system, is scheduled to be fired up at Argonne National Laboratory. Cray (now HPE) and Intel are the k Read more…

By John Russell

‘Billion Molecules Against COVID-19’ Challenge to Launch with Massive Supercomputing Support

April 22, 2020

Around the world, supercomputing centers have spun up and opened their doors for COVID-19 research in what may be the most unified supercomputing effort in hist Read more…

By Oliver Peckham

Joliot-Curie Supercomputer Used to Build First Full, High-Fidelity Aircraft Engine Simulation

July 14, 2020

When industrial designers plan the design of a new element of a vehicle’s propulsion or exterior, they typically use fluid dynamics to optimize airflow and in Read more…

By Oliver Peckham

John Martinis Reportedly Leaves Google Quantum Effort

April 21, 2020

John Martinis, who led Google’s quantum computing effort since establishing its quantum hardware group in 2014, has left Google after being moved into an advi Read more…

By John Russell

$100B Plan Submitted for Massive Remake and Expansion of NSF

May 27, 2020

Legislation to reshape, expand - and rename - the National Science Foundation has been submitted in both the U.S. House and Senate. The proposal, which seems to Read more…

By John Russell

Google Cloud Debuts 16-GPU Ampere A100 Instances

July 7, 2020

On the heels of the Nvidia’s Ampere A100 GPU launch in May, Google Cloud is announcing alpha availability of the A100 “Accelerator Optimized” VM A2 instance family on Google Compute Engine. The instances are powered by the HGX A100 16-GPU platform, which combines two HGX A100 8-GPU baseboards using... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This