Super-Connecting the Supercomputers – Protect Your Network Investment

By Gilad Shainer, Mellanox Technologies

August 5, 2019

This is the third in the series of articles “Super-Connecting the Supercomputers.” In the first article published on June 10, 2019 in HPCwire [1], we introduced the three interconnect pillars—the connectivity pillar, the network pillar and the communication pillar); in the second article published on July 15, 2019 [2], we discussed the connectivity pillar in detail.

The second pillar, the network pillar, refers to the network protocol, routing capabilities, and other networking functions. Many articles debating the differences between different networking technologies and implementations have been published over the years; for example “Offloading vs. Onloading: The Case of CPU Utilization” [3] and “The Ultimate Debate – Interconnect Offloading Versus Onloading” [4].

We can categorize the networking technologies into two groups – standards-based technologies and proprietary-based technologies. Two examples of standards-based groups are InfiniBand and Ethernet. The proprietary group includes QsNet, Myrinet, Gemini, Seastar, Aries, Tofu, Omni-Path and Slingshot among others.

The ever-growing demand for higher performance in the world of supercomputing requires that interconnect solutions provide increasingly faster speeds, extreme low latency and continuous additions of smart offloading and acceleration engines. In a parallel computing environment, the interconnect is the computer and the heart of the datacenter. Proprietary networks cannot meet the abovementioned needs over time and therefore the lifetime of a proprietary network is between three to five years. In the past, extending the lifetime of the network was possible; however, with the exponential growth of data we want to analyze, together with the increased simulation complexity and the integration of artificial intelligence and deep learning into high performance computing (HPC), the lifetime of the network has been shrinking over time, and is expected to continue to shrink into the future.

Figure 1 – High Performance Computing Interconnect Development

A recent example is Intel’s Omni-Path. The roots of Omni-Path are InfiniBand technology, created by PathScale (InfiniPath adapters) and QLogic/SilverStorm (InfiniBand switch). The PathScale InfiniBand product generation lasted around ten years before Intel transformed it into Omni-Path;  once Omni-Path became a proprietary technology, its lifetime clock started ticking. Three years after its first introduction, Intel has announced that Omni-Path is no longer on the company’s roadmap [5].

There are several challenges and problems that need to be addressed when creating a new proprietary protocol. The first main challenge is to re-create the required software eco-system, including software drivers, operating system support, the creation of communication libraries, and the support of the applications vendors or open source groups. This is a very expensive and long process, and, if required to be done every three years, is a huge burden for HPC end-users. One can assume that those organizations who bought Omni-Path interconnect product in the past, would have chosen differently had they known that their investment, not only in supercomputer hardware purchases, but also in software development, adjustments, settings and troubleshooting, would need to be re-done again..

Another main challenge with proprietary networks is the need to re-invent the basic networking structure and capabilities repeatedly. This places an unnecessary burden not only on the companies doing so, but also on their funding agencies.

In the case of standards-based interconnects, InfiniBand for example, these problems do not exist. Each capability introduced in a previous generation of InfiniBand is carried into future generations, and each generation is backward and forward compatible. The Quality of Service capability for example, an inherent part of the InfiniBand specification, has been in existence since the first generation of InfiniBand, and is being further carried and optimized from one speed generation to the next. All of the software drivers, communication frameworks, native inbox support within the various operating systems, and applications optimizations and tools, continue to leverage hardware support over time, and therefore deliver the highest return on investment for their creators and users.

It is not a surprise that basic network elements, such as Quality of Service or Congestion Control, are promoted as the highlight of new proprietary interconnect technologies because they get re-invented over and over again; in fact, these basic network elements might be  served as the sole “differentiating” item for market publicity. It also does not come as a surprise that the new “benchmarks” created for these basic elements demonstrate, effectively, wasted effort. Just imagine a new car manufacturer announcing today “the invention of a round wheel…”.

On the other hand, these basic network elements are already an integral part of the long-lasting standard technologies. Efforts invested here are not wasted; rather, they enable further progress in their performance, scalability and robustness. A good example of such evolvement is the innovative development of smart In-Network Computing engines, such as Mellanox Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)™ and Self-Healing technologies such as SHIELD, providing higher resiliency of supercomputers.

The early generations of InfiniBand brought the support for full network-transport offload and RDMA— capabilities that enable faster data movement, lower latency and the dramatic reduction in CPU utilization for the sake of networking operations (which translates into more CPU cycles that can be dedicated to the actual application runtime). Later, RDMA capabilities were extended to support GPUs as well, with GPUDirect® technology, enabling both a ten-fold reduction in latency and a ten-fold increase in bandwidth.

Congestion Control was first implemented and reviewed a decade ago – “Solving Hot Spot Contention Using InfiniBand Architecture Congestion Control” by Pfister, Gusat, Denzel, Craddock, Ni, Rooney,  Engbersen, Luijten, Krishnamurthy and Duato, was published in 2004, and “First experiences with Congestion Control in InfiniBand Hardware” by Gran, Eimot, Reinemo, Skeie, Lysne,  Huse and Shainer, was published in 2010. InfiniBand adaptive routing was enhanced over the last years, and the EDR InfiniBand generation was tested and verified to provide 96% network utilization using its adaptive routing, with the MPIGraph benchmark done on the Oak Ridge National Laboratory Summit supercomputer.

Therefore, InfiniBand, being a standard interconnect, provides not just word-leading performance and scalability, but also protects past investments and ensures forward compatibility, for best return on investment.

In the next article we will review in detail the major technological elements that InfiniBand offers for the networking pillar, their performance, and their reduction of overall applications runtime.

 

References:

[1] https://www.hpcwire.com/2019/06/10/super-connecting-the-supercomputers/

[2] https://www.hpcwire.com/2019/07/15/super-connecting-the-supercomputers-innovations-through-network-topologies/

[3] https://www.hpcwire.com/2016/06/18/offloading-vs-onloading-case-cpu-utilization/

[4] https://www.hpcwire.com/2016/04/12/interconnect-offloading-versus-onloading/

[5] https://www.hpcwire.com/2019/08/01/report-intel-retreats-on-omni-path/

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

NCSA Industry Conference Recap – Part 1

November 13, 2019

Industry Program Director Brendan McGinty welcomed guests to the annual National Center for Supercomputing Applications (NCSA) Industry Conference, October 8-10, on the University of Illinois campus in Urbana (UIUC). One hundred seventy from 40 organizations attended the invitation-only, two-day event. Read more…

By Elizabeth Leake, STEM-Trek

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Help HPC Work Smarter and Accelerate Time to Insight

 

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19]

To recklessly misquote Jane Austen, it is a truth, universally acknowledged, that a company in possession of a highly complex problem must be in want of a massive technical computing cluster. Read more…

SIA Recognizes Robert Dennard with 2019 Noyce Award

November 12, 2019

If you don’t know what Dennard Scaling is, the chances are strong you don’t labor in electronics. Robert Dennard, longtime IBM researcher, inventor of the DRAM and the fellow for whom Dennard Scaling was named, is th Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed instances for storage workloads. The fourth-generation Azure D-series and E-series virtual machines previewed at the Rome launch in August are now generally available. Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This