AMD Launches Epyc Rome, First 7nm CPU

By Tiffany Trader

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm process technology. The new AMD Epyc 7002 series is a follow-on to the first-gen 14nm Epyc Naples CPUs, released in June 2017. The announcement marks a significant competitive step for AMD in its struggle to take market share from segment leader Intel. Intel meanwhile is preparing its 14nm Cooper Lake server chip line for launch in the first half of 2020 with 10nm Ice Lake to follow.

At the event held for press, analysts and partners, AMD emphasized its process leadership, a performance advantage over the Intel Cascade Lake line and put a sharp focus on security, which has been on a continuous news cycle since the Spectre/Meltdown vulnerabilities came to light over a year-and-a-half ago.

The 7002 processors feature up to 64 “Zen 2” cores per SOC, deliver up to 23 percent more instructions per clock (IPC) per core on server workloads and up to four times more L3 cache compared to the previous generation, said AMD. The top bin part (the Epyc 7742, 225-240 watt TDP) provides 3.48 teraflops of peak double-precision performance running at max boost frequency of 3.4 GHz — almost 7 teraflops in a dual-socket server. At its base frequency of 2.25 GHz, the 7742 tops out as a theoretical 2.3 double-precision teraflops.

The second-gen Epyc SoCs are built as nine-die packages with eight 7nm complex core die (CCD) chiplets — with up to eight cores each — surrounding a 14nm I/O die, connected via AMD’s second-gen Infinity fabric. AMD says the next-generation Infinity architecture gives customers access to the most I/O and memory bandwidth in its class, with 128 lanes of PCIe generation 4 (or more in custom builds). The upgraded fabric nearly doubles throughput, pushing 18GT/s socket-to-socket compared with 10.7 GT/s of throughput in the first generation chips.

Moving from traditional monolithic to a hybrid multi-die architecture. (Source: AMD)

“Adoption of our new leadership server processors is accelerating with multiple new enterprise, cloud and HPC customers choosing Epyc processors to meet their most demanding server computing needs,” said AMD CEO Lisa Su, noting that there are more than 60 Eypc-based platforms in the market today. The company also reported that its second gen server processors hold 80 records, 15 of them in HPC, while delivering an estimated 25-50 percent lower TCO than competitive offerings.

In terms of security protection, the new chips are said to deliver “hardened at the core” features based on a silicon-embedded security subsystem and advanced features such as Secure Memory Encryption and Secure Encrypted Virtualization.

Market watcher Patrick Moorhead, Moor Insights & Strategy president and principal analyst, said the launch was a bigger leap forward than he had expected. “AMD improved most of its Gen 1 shortcomings like single-thread performance (+15 percent) and core scaling and added new RAS (uncorrectable DRAM error entry) and security (Secure Memory Encryption, Secure Encrypted Virtualization, 509 keys) capabilities, in addition to substantial, multi-core performance gains,” he shared.

Single-Sockets and Simplified SKU Stacks

2nd Gen Epyc 2P product stack for dual-socket servers (click to enlarge)

In a pre-briefing held the evening before the launch, Scott Aylor, AMD’s datacenter solutions group corporate VP/GM, underscored the momentum of the company’s single-socket strategy begun with the launch of first-gen Epyc two years ago. “With the current Epyc second generation technology, we will have the ability to address the entire two-socket market with our single-socket offering today for the first time ever,” said Aylor. “In our first generation, a fantastic start, we addressed about 50 percent of the addressable market with single-socket technology; now we’ve totally changed the trajectory of that with the second generation.”

Aylor also clarified that while there are dedicated dual- and single-socket SKUs, every Epyc first generation and second generation processor can be made single socket. “We choose to make some of those only single socket to drive our single socket agenda in the market,” he said.

2nd Gen Epyc 1P product stack for single-socket servers (click to enlarge)

AMD also emphasized the simplicity of its product stack. “We have a very simple, straightforward stack. Customers can choose the level of performance they want, the number of cores that they need for their application or workload, and procure that. No compromises. Because with the Epyc stack, all features are included in every Epyc processor. Every customer gets it all,” said AMD SVP Forrest Norrod during the launch.

Highlights of the nearly two-and-a-half hour event included HPE and Lenovo announcing the immediate availability of new platforms, with Lenovo being a major go-to-market partner to execute AMD’s single-socket strategy. Dell EMC, which launched single-socket first-gen Epyc-based PowerEdge servers last year, said it is planning to debut Rome platforms in the fall.

See endnotes for additional details.

HPC partner Cray also showed up to support the launch. Cray CEO Pete Ungaro reviewed the company’s big wins with AMD at Oak Ridge (Frontier) and at NERSC (Perlmutter) and announced that the U.S. Air Force Weather Agency will use a Cray Shasta system with second-gen Epycs to provide terrestrial and space weather information to the the Air Force and the U.S. Army.

AMD highlighted a number of HPC benchmarks in which it said its 64-core Epyc 7742 is outperforming Intel’s Xeon Platinum 28-core 8280 chip, noting up to 2x better performance in computational fluid dynamics and up to 72 percent higher performance for structural analysis (see slide above right, and endnotes for details). Further, in comparisons with Intel’s Xeon Platinum 8280L, AMD said Epyc 7742 achieved 97 percent higher performance in SpecRate 2017 integer (peak) workloads (source: link1, link2) and offered 88 percent faster SpecRate 2017 (peak) floating point performance (source: link1, link2).

Twitter Senior Director of Engineering Jen Frazer joined AMD’s Su on stage to report that the social media company is using the second-gen AMD Epyc to improve the TCO of its datacenters by 25 percent. Su’s admission that she is “a huge fan of Twitter” drew a collective chuckle from the audience, probably due to Su’s denial on Twitter the day before of rumors that she might join IBM as CEO.

Speaking of speculation, the buzz about Google potentially being a major launch partner panned out. Two hours into the proceedings, Su came back to the stage to welcome one final special guest. Bart Sano, Google’s vice president of platforms, revealed the web giant has deployed the 2nd gen AMD Epyc processors in its internal infrastructure production datacenter environment, marking the first Rome deployment of this kind. Sano also disclosed that by year end Google will support new general-purpose machines powered by the new chips on the Google Cloud Compute Engine.

The other big hyperscale partner at this launch was Microsoft Azure. Azure HBv2 instances, powered by Rome, are available today in preview and will support up to 36,000 cores for MPI workloads in a single virtual machine scale set, and up to 80,000 cores for larger customers, according to Evan Burness, principal program manager, Azure HPC.

Azure Corporate Vice President Girish Bablani reported that HBv2 VMs featuring 120 second-gen Epyc CPUs are demonstrating performance gains of over 100 percent on HPC workloads like fluid dynamics and automotive crash test analysis. HBv2 also marks the cloud’s first deployment of 200 Gigabit InfiniBand. Full availability for the upgraded instances is scheduled for Q4.


Benchmarking details for “Leadership Performance” slide

• Based on AMD internal testing of ESI VPS 2018.0, NEON4m benchmark, as of July 17, 2019 using a 2P EPYC 7742 powered reference server versus a 2P Xeon Platinum 8280 powered server. Results may vary.
• Based on AMD internal testing of Altair RADIOSS 2018, T10M benchmark, as of July 17, 2019 using a 2P EPYC 7742 powered reference server versus a 2P Xeon Platinum 8280 powered server. Results may vary.
• Based on AMD internal testing of LSTC LS-DYNA R9.3.0, neon benchmark, as of July 17, 2019 of a 2P EPYC 7742 powered reference server versus a 2P Xeon Platinum 8280 powered server. Results may vary.
• Based on AMD internal testing of Siemens PLM STAR-CCM+ 14.02.009, kcs_with_physics benchmark, as of July 17, 2019 using a 2P EPYC 7742 powered reference server versus a 2P Xeon Platinum 8280 powered server. Results may vary.
• Based on AMD internal testing of ANSYS FLUENT 19.1, lm6000_16m benchmark, as of July 17, 2019 of a 2P EPYC 7742 powered reference server versus a 2P Intel Xeon Platinum 8280 powered server. Results may vary.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

NCSA Industry Conference Recap – Part 1

November 13, 2019

Industry Program Director Brendan McGinty welcomed guests to the annual National Center for Supercomputing Applications (NCSA) Industry Conference, October 8-10, on the University of Illinois campus in Urbana (UIUC). One hundred seventy from 40 organizations attended the invitation-only, two-day event. Read more…

By Elizabeth Leake, STEM-Trek

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed instances for storage workloads. The fourth-generation Azure D-series and E-series virtual machines previewed at the Rome launch in August are now generally available. Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This