AMD Launches Epyc Rome, First 7nm CPU

By Tiffany Trader

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm process technology. The new AMD Epyc 7002 series is a follow-on to the first-gen 14nm Epyc Naples CPUs, released in June 2017. The announcement marks a significant competitive step for AMD in its struggle to take market share from segment leader Intel. Intel meanwhile is preparing its 14nm Cooper Lake server chip line for launch in the first half of 2020 with 10nm Ice Lake to follow.

At the event held for press, analysts and partners, AMD emphasized its process leadership, a performance advantage over the Intel Cascade Lake line and put a sharp focus on security, which has been on a continuous news cycle since the Spectre/Meltdown vulnerabilities came to light over a year-and-a-half ago.

The 7002 processors feature up to 64 “Zen 2” cores per SOC, deliver up to 23 percent more instructions per clock (IPC) per core on server workloads and up to four times more L3 cache compared to the previous generation, said AMD. The top bin part (the Epyc 7742, 225-240 watt TDP) provides 3.48 teraflops of peak double-precision performance running at max boost frequency of 3.4 GHz — almost 7 teraflops in a dual-socket server. At its base frequency of 2.25 GHz, the 7742 tops out as a theoretical 2.3 double-precision teraflops.

The second-gen Epyc SoCs are built as nine-die packages with eight 7nm complex core die (CCD) chiplets — with up to eight cores each — surrounding a 14nm I/O die, connected via AMD’s second-gen Infinity fabric. AMD says the next-generation Infinity architecture gives customers access to the most I/O and memory bandwidth in its class, with 128 lanes of PCIe generation 4 (or more in custom builds). The upgraded fabric nearly doubles throughput, pushing 18GT/s socket-to-socket compared with 10.7 GT/s of throughput in the first generation chips.

Moving from traditional monolithic to a hybrid multi-die architecture. (Source: AMD)

“Adoption of our new leadership server processors is accelerating with multiple new enterprise, cloud and HPC customers choosing Epyc processors to meet their most demanding server computing needs,” said AMD CEO Lisa Su, noting that there are more than 60 Eypc-based platforms in the market today. The company also reported that its second gen server processors hold 80 records, 15 of them in HPC, while delivering an estimated 25-50 percent lower TCO than competitive offerings.

In terms of security protection, the new chips are said to deliver “hardened at the core” features based on a silicon-embedded security subsystem and advanced features such as Secure Memory Encryption and Secure Encrypted Virtualization.

Market watcher Patrick Moorhead, Moor Insights & Strategy president and principal analyst, said the launch was a bigger leap forward than he had expected. “AMD improved most of its Gen 1 shortcomings like single-thread performance (+15 percent) and core scaling and added new RAS (uncorrectable DRAM error entry) and security (Secure Memory Encryption, Secure Encrypted Virtualization, 509 keys) capabilities, in addition to substantial, multi-core performance gains,” he shared.

Single-Sockets and Simplified SKU Stacks

2nd Gen Epyc 2P product stack for dual-socket servers (click to enlarge)

In a pre-briefing held the evening before the launch, Scott Aylor, AMD’s datacenter solutions group corporate VP/GM, underscored the momentum of the company’s single-socket strategy begun with the launch of first-gen Epyc two years ago. “With the current Epyc second generation technology, we will have the ability to address the entire two-socket market with our single-socket offering today for the first time ever,” said Aylor. “In our first generation, a fantastic start, we addressed about 50 percent of the addressable market with single-socket technology; now we’ve totally changed the trajectory of that with the second generation.”

Aylor also clarified that while there are dedicated dual- and single-socket SKUs, every Epyc first generation and second generation processor can be made single socket. “We choose to make some of those only single socket to drive our single socket agenda in the market,” he said.

2nd Gen Epyc 1P product stack for single-socket servers (click to enlarge)

AMD also emphasized the simplicity of its product stack. “We have a very simple, straightforward stack. Customers can choose the level of performance they want, the number of cores that they need for their application or workload, and procure that. No compromises. Because with the Epyc stack, all features are included in every Epyc processor. Every customer gets it all,” said AMD SVP Forrest Norrod during the launch.

Highlights of the nearly two-and-a-half hour event included HPE and Lenovo announcing the immediate availability of new platforms, with Lenovo being a major go-to-market partner to execute AMD’s single-socket strategy. Dell EMC, which launched single-socket first-gen Epyc-based PowerEdge servers last year, said it is planning to debut Rome platforms in the fall.

See endnotes for additional details.

HPC partner Cray also showed up to support the launch. Cray CEO Pete Ungaro reviewed the company’s big wins with AMD at Oak Ridge (Frontier) and at NERSC (Perlmutter) and announced that the U.S. Air Force Weather Agency will use a Cray Shasta system with second-gen Epycs to provide terrestrial and space weather information to the the Air Force and the U.S. Army.

AMD highlighted a number of HPC benchmarks in which it said its 64-core Epyc 7742 is outperforming Intel’s Xeon Platinum 28-core 8280 chip, noting up to 2x better performance in computational fluid dynamics and up to 72 percent higher performance for structural analysis (see slide above right, and endnotes for details). Further, in comparisons with Intel’s Xeon Platinum 8280L, AMD said Epyc 7742 achieved 97 percent higher performance in SpecRate 2017 integer (peak) workloads (source: link1, link2) and offered 88 percent faster SpecRate 2017 (peak) floating point performance (source: link1, link2).

Twitter Senior Director of Engineering Jen Frazer joined AMD’s Su on stage to report that the social media company is using the second-gen AMD Epyc to improve the TCO of its datacenters by 25 percent. Su’s admission that she is “a huge fan of Twitter” drew a collective chuckle from the audience, probably due to Su’s denial on Twitter the day before of rumors that she might join IBM as CEO.

Speaking of speculation, the buzz about Google potentially being a major launch partner panned out. Two hours into the proceedings, Su came back to the stage to welcome one final special guest. Bart Sano, Google’s vice president of platforms, revealed the web giant has deployed the 2nd gen AMD Epyc processors in its internal infrastructure production datacenter environment, marking the first Rome deployment of this kind. Sano also disclosed that by year end Google will support new general-purpose machines powered by the new chips on the Google Cloud Compute Engine.

The other big hyperscale partner at this launch was Microsoft Azure. Azure HBv2 instances, powered by Rome, are available today in preview and will support up to 36,000 cores for MPI workloads in a single virtual machine scale set, and up to 80,000 cores for larger customers, according to Evan Burness, principal program manager, Azure HPC.

Azure Corporate Vice President Girish Bablani reported that HBv2 VMs featuring 120 second-gen Epyc CPUs are demonstrating performance gains of over 100 percent on HPC workloads like fluid dynamics and automotive crash test analysis. HBv2 also marks the cloud’s first deployment of 200 Gigabit InfiniBand. Full availability for the upgraded instances is scheduled for Q4.


Benchmarking details for “Leadership Performance” slide

• Based on AMD internal testing of ESI VPS 2018.0, NEON4m benchmark, as of July 17, 2019 using a 2P EPYC 7742 powered reference server versus a 2P Xeon Platinum 8280 powered server. Results may vary.
• Based on AMD internal testing of Altair RADIOSS 2018, T10M benchmark, as of July 17, 2019 using a 2P EPYC 7742 powered reference server versus a 2P Xeon Platinum 8280 powered server. Results may vary.
• Based on AMD internal testing of LSTC LS-DYNA R9.3.0, neon benchmark, as of July 17, 2019 of a 2P EPYC 7742 powered reference server versus a 2P Xeon Platinum 8280 powered server. Results may vary.
• Based on AMD internal testing of Siemens PLM STAR-CCM+ 14.02.009, kcs_with_physics benchmark, as of July 17, 2019 using a 2P EPYC 7742 powered reference server versus a 2P Xeon Platinum 8280 powered server. Results may vary.
• Based on AMD internal testing of ANSYS FLUENT 19.1, lm6000_16m benchmark, as of July 17, 2019 of a 2P EPYC 7742 powered reference server versus a 2P Intel Xeon Platinum 8280 powered server. Results may vary.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire