Cerebras Debuts AI Supercomputer-on-a-Wafer

By Tiffany Trader

August 27, 2019

Could wafer scale silicon from Cerebras Systems be the first “supercomputer on a chip” worthy of the designation? Last week at Hot Chips at Stanford University, the Silicon Valley startup debuted the largest chip ever built, a 46,225 square millimeter silicon wafer packing 1.2 trillion transistors. Cerebras says the chip’s 400,000 AI-optimized cores can train models 100-1,000 times faster than the current leading AI chip, Nvidia’s V100 GPU.

The Wafer Scale Engine is primarily an AI training machine, aimed to harvest sparsity, so it’s not a supercomputing machine, per se, but like other accelerators, it can work in tandem with and accelerate traditional modeling and simulation workloads. All three of the United States planned exascale-class supercomputers will support AI and data analytics capabilities.

To manufacture its Wafer Scale Engine, which is 57x larger than the current biggest chip (Nvidia’s GV100 GPU), Cerebras, working with TSMC’s 16-nm node, starts with a 300 mm wafer and removes the largest possible square, creating a single silicon chip with 400,000 sparse linear algebra cores, i.e., SLA cores, designed for sparse workloads like deep learning. The integration of these cores into a unified array on a single piece of silicon enables models to be trained in minutes, says Cerebras.

“We can map the entire neural network onto our compute array, we don’t put one layer, save it, another layer, save it. That allows us to achieve model parallel performance and scale linearly,” said Cerebras Founder and CEO Andrew Feldman in an interview with HPCwire. Feldman was the key figure behind Seamicro, which created the Atom-based microserver over a decade ago.

Cerebras’ wafer-scale engine has total of 18 gigabytes of on chip SRAM accessible within a single clock cycle, providing an aggregate 9 petabytes per second of memory bandwidth. An on-chip, all-hardware mesh-connected communication network delivers an aggregate bandwidth of 100 petabits per second.

Yield was one of the biggest challenges that Cerebras’ engineers, working closely with TSMC, had to overcome. Feldman counts it as one of the five major hurdles, along with cross-die connectivity, thermal expansion, packaging and cooling.

“Those were historically the five reasons why in the past 60 years, nobody could make one of these,” he said. “Cross-die connectivity and yield were the hardest. Once you’ve you succeeded, in that, you had to grapple with thermal expansion, packaging and cooling.”

Cerebras’ Wafer Scale Engine is comprised of 84 processing tiles, acting as one device

Cerebras invented a technique as part of the lithographic process to lay thousands of communications links across every scribe line. The result, said Feldman, is that rather than behaving like one-hundred chips [84 specifically], the wafer-scale engine behaves like 400,000 cores. “The software has no knowledge of whether it’s on one chip or another chip; it just sees this array,” the CEO said. Cerebras collaborated with TSMC for more than two years to develop the necessary lithographic techniques.

Cerebras can reportedly yield every wafer that TSMC delivers; 100 percent yield. An array of repeated identical tiles is built into the wafer, resulting in 400,000 very small cores, enabling redundancy.

“When it comes to yield, redundancy is your friend,” said Sean Li, chief architect and co-founder, in his Hot Chips talk.

Only 1.5 percent of the overall die is dedicated to spare cores and links, and flaws can be circumvented using these spares.

The next challenge was getting this wafer-size chip onto a motherboard, and dealing with the coefficient of thermal expansion; in other words how do you prevent a silicon chip this size from cracking as the fiberglass printed circuit board expands? Cerebras says it invented a material and a new type of connector to absorb some of that difference even when the two elements were no longer plumb.

Cerebras Wafer Scale Engine (WSE) manufacturing process

Nearly every step of the manufacturing process had to be rethought and customized. “Now that we had the silicon connector, and a printed circuit board, we had another problem nobody else had ever encountered, which is nobody’s been able to package this,” said Feldman. “Nobody had a cold plate for it. Nobody knew how to design a PCB that was appropriate for it. And there were no tools in the manufacturing supply chain that allowed us to achieve the alignment we needed, that had the handling…. We had to invent tools that carried a wafer, we had to invent equipment to qualify and test whole wafers. We had to invent the software that did alignment, all of this so that we could yield a wafer. The final problem was how do you power and how do you cool it.”

The chip is too large for power or cooling to be sent across horizontally, so a third dimension, what Cerebras calls the Z dimension, was used in both cases. With this technique, power isn’t delivered across the PCB, it’s delivered through it. The PCBs have thousands of little holes, through-silicon-vias, and power is delivered through the via so the distance is not very far.

For cooling, rather than running cool water or air across it, cool water is punched down using a copper cold plate with a grid of tiny fins. Each die reticle cooling area contains about 100 fins, so that’s roughly 840 fins ferrying away the heat. The liquid drops down into a heat exchanger that uses air to cool the water. First-gen cold plate technology is not for the faint of heart, but Cerebras reports they’ve had it working “for years” now.

Cerebras has a full system under development and says it has been running customer workloads for months; its first customer shipment is scheduled for early September. Cerebras expects to reveal details of its system at Supercomputing in November with customers in the HPC/supercomputing space. The company reports it is currently clustering its wafer-scale chip nodes, using 100 Gigabit Ethernet.

Hopefully we’ll learn the clock speed of the chip as well as the power consumption for the complete system when it is announced. It’s been estimated that the chip will use 14-15 kilowatts of power, which isn’t unreasonable if it can really do the AI training work of 100-1,000 GPUs. As a point of comparison, the DGX-2 has a max power draw of 10 kilowatts — necessary to drive the 16 V100s, a couple Platinum Xeons, the NVSwitch, eight InfiniBand ports, plus NVMe storage.

Cerebras has been quietly developing its technology since 2015; it has secured $112 million in venture funding and has a staff of nearly 200. CEO Feldman, Chief Architect Sean Li, CTO Gary Lauterback and others in the core leadership team all hail from Seamicro, which was acquired by AMD in 2012 for $355 million.

“We got a little bit lucky in 2007, when Gary and I started Seamicro, but hardware was at a nadir in the valley. Every venture capitalist had their new guy from VMware, who just thought the answer was another virtual machine, and didn’t understand hardware at all. By 2016, we were back on the rise. And people understood that if you want to go fast, you need [better] hardware,” said Feldman.

“And so there was a willingness to engage in new architectures and willingness to engage in new system design, and that’s really important. I don’t think you can achieve the type of performance that we aspire to if you just build a chip; you’re going to put it in somebody else’s server, and you’re going to put your Ferrari in a Volkswagen chassis. And you’re going to get Volkswagen performance. If you want to build a Ferrari, you need to think about how to feed it. And its handling and its steering and every last aspect. And that’s why we’re system builders; that’s what we thought we needed to do to do this.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

ANL Special Colloquium on The Future of Computing

May 19, 2022

There are, of course, a myriad of ideas regarding computing’s future. At yesterday’s Argonne National Laboratory’s Director’s Special Colloquium, The Future of Computing, guest speaker Sadasivan Shankar, did his best to convince the audience that the high-energy cost of the current computing paradigm – not (just) economic cost; we’re talking entropy here – is fundamentally undermining computing’s progress such that... Read more…

What’s New in HPC Research: Air Pollution Prediction, nOS-V, cuHARM, Quantum Ray Tracing & More

May 19, 2022

In this regular feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign European computing: its first European factory, housed in the C Read more…

Hyperion Study Tracks Rise and Impact of Linux Supercomputers

May 17, 2022

That supercomputers produce impactful, lasting value is a basic tenet among the HPC community. To make the point more formally, Hyperion Research has issued a new report, The Economic and Societal Benefits of Linux Super Read more…

ECP Director Doug Kothe Named ORNL Associate Laboratory Director

May 16, 2022

The Department of Energy's Oak Ridge National Laboratory (ORNL) has selected Doug Kothe to be the next Associate Laboratory Director for its Computing and Computational Sciences Directorate (CCSD), HPCwire has learned. Kothe will fill the vacancy created by the retirement of Jeff Nichols, whose last day is July 1. Kothe will transition into the position on June 6. As director of the United States' Exascale Computing Project... Read more…

AWS Solution Channel

shutterstock 1103121086

Encoding workflow dependencies in AWS Batch

Most users of HPC or Batch systems need to analyze data with multiple operations to get meaningful results. That’s really driven by the nature of scientific research or engineering processes – it’s rare that a single task generates the insight you need. Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

ANL Special Colloquium on The Future of Computing

May 19, 2022

There are, of course, a myriad of ideas regarding computing’s future. At yesterday’s Argonne National Laboratory’s Director’s Special Colloquium, The Future of Computing, guest speaker Sadasivan Shankar, did his best to convince the audience that the high-energy cost of the current computing paradigm – not (just) economic cost; we’re talking entropy here – is fundamentally undermining computing’s progress such that... Read more…

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign Eur Read more…

ECP Director Doug Kothe Named ORNL Associate Laboratory Director

May 16, 2022

The Department of Energy's Oak Ridge National Laboratory (ORNL) has selected Doug Kothe to be the next Associate Laboratory Director for its Computing and Computational Sciences Directorate (CCSD), HPCwire has learned. Kothe will fill the vacancy created by the retirement of Jeff Nichols, whose last day is July 1. Kothe will transition into the position on June 6. As director of the United States' Exascale Computing Project... Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Per Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Intel Extends IPU Roadmap Through 2026

May 10, 2022

Intel is extending its roadmap for infrastructure processors through 2026, the company said at its Vision conference being held in Grapevine, Texas. The company's IPUs (infrastructure processing units) are megachips that are designed to improve datacenter efficiency by offloading functions such as networking control, storage management and security that were traditionally... Read more…

Exascale Watch: Aurora Installation Underway, Now Open for Reservations

May 10, 2022

Installation has begun on the Aurora supercomputer, Rick Stevens (associate director of Argonne National Laboratory) revealed today during the Intel Vision event keynote taking place in Dallas, Texas, and online. Joining Intel exec Raja Koduri on stage, Stevens confirmed that the Aurora build is underway – a major development for a system that is projected to deliver more... Read more…

Nvidia R&D Chief on How AI is Improving Chip Design

April 18, 2022

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Facebook Parent Meta’s New AI Supercomputer Will Be ‘World’s Fastest’

January 24, 2022

Fresh off its rebrand last October, Meta (née Facebook) is putting muscle behind its vision of a metaversal future with a massive new AI supercomputer called the AI Research SuperCluster (RSC). Meta says that RSC will be used to help build new AI models, develop augmented reality tools, seamlessly analyze multimedia data and more. The supercomputer’s... Read more…

AMD/Xilinx Takes Aim at Nvidia with Improved VCK5000 Inferencing Card

March 8, 2022

AMD/Xilinx has released an improved version of its VCK5000 AI inferencing card along with a series of competitive benchmarks aimed directly at Nvidia’s GPU line. AMD says the new VCK5000 has 3x better performance than earlier versions and delivers 2x TCO over Nvidia T4. AMD also showed favorable benchmarks against several Nvidia GPUs, claiming its VCK5000 achieved... Read more…

In Partnership with IBM, Canada to Get Its First Universal Quantum Computer

February 3, 2022

IBM today announced it will deploy its first quantum computer in Canada, putting Canada on a short list of countries that will have access to an IBM Quantum Sys Read more…

Supercomputer Simulations Show How Paxlovid, Pfizer’s Covid Antiviral, Works

February 3, 2022

Just about a month ago, Pfizer scored its second huge win of the pandemic when the U.S. Food and Drug Administration issued another emergency use authorization Read more…

Nvidia Launches Hopper H100 GPU, New DGXs and Grace Superchips

March 22, 2022

The battle for datacenter dominance keeps getting hotter. Today, Nvidia kicked off its spring GTC event with new silicon, new software and a new supercomputer. Speaking from a virtual environment in the Nvidia Omniverse 3D collaboration and simulation platform, CEO Jensen Huang introduced the new Hopper GPU architecture and the H100 GPU... Read more…

PsiQuantum’s Path to 1 Million Qubits

April 21, 2022

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

Leading Solution Providers

Contributors

Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where’s Everybody Else?

April 6, 2022

MLCommons today released its latest MLPerf inferencing results, with another strong showing by Nvidia accelerators inside a diverse array of systems. Roughly fo Read more…

D-Wave to Go Public with SPAC Deal; Expects ~$1.6B Market Valuation

February 8, 2022

Quantum computing pioneer D-Wave today announced plans to go public via a SPAC (special purpose acquisition company) mechanism. D-Wave will merge with DPCM Capital in a transaction expected to produce $340 million in cash and result in a roughly $1.6 billion initial market valuation. The deal is expected to be completed in the second quarter of 2022 and the new company will be traded on the New York Stock... Read more…

Intel Announces Falcon Shores CPU-GPU Combo Architecture for 2024

February 18, 2022

Intel held its 2022 investor meeting yesterday, covering everything from the imminent Sapphire Rapids CPUs to the hotly anticipated (and delayed) Ponte Vecchio GPUs. But somewhat buried in its summary of the meeting was a new namedrop: “Falcon Shores,” described as “a new architecture that will bring x86 and Xe GPU together into a single socket.” The reveal was... Read more…

Industry Consortium Forms to Drive UCIe Chiplet Interconnect Standard

March 2, 2022

A new industry consortium aims to establish a die-to-die interconnect standard – Universal Chiplet Interconnect Express (UCIe) – in support of an open chipl Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

India Launches Petascale ‘PARAM Ganga’ Supercomputer

March 8, 2022

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

Nvidia Acquires Software-Defined Storage Provider Excelero

March 7, 2022

Nvidia has announced that it has acquired Excelero. The high-performance block storage provider, founded in 2014, will have its technology integrated into Nvidia’s enterprise software stack. Nvidia is not disclosing the value of the deal. Excelero’s core product, Excelero NVMesh, offers software-defined block storage via networked NVMe SSDs. NVMesh operates through... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire