Fastest Academic Supercomputer Enters Full Production at TACC, Just in Time for Hurricane Season

By Tiffany Trader

September 3, 2019

Frontera, the NSF supercomputer installed at the Texas Advanced Computing Center (TACC) in June, passed its formal acceptance last week and is now officially launched. The Dell EMC-built supercomputer spans 8,008 Mellanox HDR connected Xeon Platinum 8280 nodes, capable of 23.5 Linpack petaflops, making it the fastest academic supercomputer in the world. Frontera joins more than a dozen other TACC systems, including Stampede2, which is now the second fastest academic system in the U.S.

Ahead of today’s unveiling ceremony, which brought representatives from Intel, IBM, Nvidia, Mellanox, DDN and the National Science Foundation (NSF) to the University of Texas at Austin, HPCwire spoke with TACC Director Dan Stanzione about the science that’s already being enabled on Frontera, as well as other details of the $60-million NSF leadership computing award (announced last year), including two GPU-powered subsystems that are currently undergoing testing in preparation for production-readiness within the next couple of months.

TACC’s Frontera system, featuring 8,008 Dell EMC PowerEdge server nodes

The primary Frontera system is powered by Intel’s highest-bin SP Cascade Lake processors (the Xeon Platinum 8280s), interconnected with HDR-100 links to each node, and full 200 Gbps HDR links between leaf and core switches. Data Direct Networks contributed the main storage system (50+ PB disk, 3PB of flash, 1.5/TB sec of I/O capability). Frontera’s 90 racks leverage direct liquid cooling technology from CoolIT, enabling about twice as many racks in the same footprint as the recently retired Stampede1. Running Linpack (the system entered the June 2019 Top500 list at number five), Frontera’s Xeons never got above 50C so won’t be thermally constrained; unlike Stampede2, which hit temps of up to 85C on its Linpack run, Stanzione shared.

In August, TACC fielded two Frontera subsystems. One is a cluster comprised of 360 Nvidia Quadro RTX 5000 GPUs submerged in liquid coolant filled racks developed by GRC. The liquid cooling specialists–formerly known as Green Revolution Cooling–are also based in Austin and TACC deployed the first GRC prototype outside of the company’s lab back in 2009. The new six tank system (internally, it’s called Maverick) uses Mellanox HDR-100 networking and provides 4 petaflops of peak single-precision performance.

Stanzione revealed that the Quadro RTX nodes were brought in under a new single-precision academic program that Nvidia is launching that provides CUDA licensing support and maybe even some nice discounts for RTX family parts for academic sites (we are tracking down additional details and will report further soon).

TACC’s new Longhorn: an IBM Power9 cluster with 448 Nvidia V100 GPUs

TACC is also deploying an IBM Power9 subsystem with 448 V100 GPUs (in the 4:1 GPU-to-CPU configuration) offering a peak aggregate output of 3.5 double-precision petaflops. The InfiniBand-EDR connected cluster reprises the Longhorn name at TACC (the original Longhorn, a GPU cluster outfitted with Quadro FX 5800 parts, was decommissioned in 2014). Frontera’s two GPU subsystems will target artificial intelligence, machine learning, and molecular dynamics research.

In the coming months, Frontera will also be integrating with cloud providers Amazon, Google, and Microsoft to provide researchers access to a range of emerging computing technologies and long-term storage. “Cloud is not an either/or decision, they don’t really do the same thing,” Stanzione said at the Rice Oil and Gas conference in March, referring to traditional on-prem HPC and cloud. “We are bringing in the cloud to use the things the cloud does well on, publishing data, and access to composable workflows, things like natural language processing. And also to play with the latest gear, FPGAs, Tensor Processors, etc., and see what the users want.”

Since entering early science operations the first week of July, Frontera has supported 39 science projects from across the NSF space and Stanzione expects that number to expand to about 100. As NSF’s leadership-class “tier 1” system, the follow-on to Blue Waters at the National Center for Supercomputing Applications, Frontera’s mission is to provide open science projects with significant system time; some projects are at the scale where they require 5 percent of the machine’s time in a year, for example. Smaller projects will be kept on Stampede2.

Frontera will run for at least five years; 80 percent of cycles are selected through a competitive process, while 20 percent are discretionary. Frontera will support high-impact science in nearly every domain. Early workloads include astrophysics, quantum chemistry, photovoltaic materials research, machine learning – and just this past week hurricane modeling.

TACC has been working with the storm research community for about a decade and has discretionary allocation time for just this kind of emergency, seasonal workload. “They call us when there’s a storm, and usually, we’re able to let them on,” said Stanzione. “Obviously, these forecasts are much less useful two or three days from now. So we just give them a chunk of time, wherever, wherever we have the space.”

As Hurricane Dorian was still gaining strength over the Atlantic last week, TACC provided a discretionary allocation for researchers Clint Dawson (University of Texas at Austin) and Jason Fleming (University of North Carolina), to carry out storm surge forecasting on the hurricane that reached category-5 status on Sunday using both Stampede2 and Frontera.

The researchers were able to get their code up in running on Frontera in about 10 minutes due to how similar Frontera is to Stampede2 with respect to its software stack and architecture — and they achieved twice the speed on the same number of nodes, Stanzione told us. Some of this speedup is attributable to the fact that they had a fairly quiet system to run on, so less contention for I/O and other resources. More generally, Stanzione is seeing a 10-15 percent performance uplift moving from Skylake to Cascade Lake, with up to a 30 percent improvement on codes that aren’t memory bandwidth bound.

The Intel security mitigations (that address side channel attack vulnerabilities, Spectre and Meltdown, et al.), haven’t impacted TACC very significantly, according to Stanzione. With the Skylake-based Stampede2 nodes, at most they saw up to a 10 percent hit on data intensive workloads with a lot of small I/O, but for the majority of floating point bound simulation codes, the performance penalty was around 1-2 percent. With the new hardware mitigations on Cascade Lake, TACC is not able to conduct direct with-and-without comparisons, but given codes are hitting the projected performance targets, Stanzione believes that if there is an impact, it’s minor.

TACC will also be deploying a small fleet of Optane nodes as part of the Frontera project: 16 quad-socket nodes filled with the 256 GB Optane Persistent Memory Modules — that’s six per socket, 24 per node, for an aggregate of more than 98 TB of Optane memory.

TACC’s engineers will be experimenting with the Optane DIMMs in both “I/O mode” and memory mode, using it for in-memory database applications, and to boost fault tolerance for check pointing. “We haven’t decided if we like it better as a fast storage node or a sort of a slow but really large memory node because it’s sort of a hybrid between storage and memory in a lot of ways. So we’ll have a hundred terabytes, 16 of these broad-socket nodes, and we’ll see what users want to do with it,” said Stanzione.

A phase-2 NSF leadership system that is 10x the capacity of Frontera is on the roadmap for 2024 deployment, which will be after the DOE Frontier (ORNL) and El Capitan (LLNL) machines are up and running. “Five year planning is more in the style that DOE usually gets to do,” Stanzione has said. This longer lead time allows TACC and its NSF collaborators to gather data and thoughtfully plan what makes sense for the second half of the 2020s. They’ll have a BOF at SC this year to start getting feedback and will begin working on a conceptual design next year, drawing on the lessons learned from Frontera and its subsystems, and as always listening closely to their end user scientific community, whom Stanzione continuously references throughout our nearly hour-long conversation.

This community-needs focus came up again when we talked about the decision to go with a straight x86 machine (plus smaller GPU subsystems), even though in the U.S. at least extreme-scale architectures have been trending toward fat GPU-node systems. (See five DOE CORAL awards, Perlmutter at NERSC, Big Red 2 at Indiana University, to name a few. There are of course notable exceptions to the fat-node approach, especially internationally, e.g., SuperMUC-NG at LRZ and the upcoming post-K Arm “Fugaku” system at RIKEN. For the record, Stanzione is intrigued by Arm and the Fujitsu post-K chip, specifically.)

“It helps that in the DOE space, most of the codes are C++. They can compel the developers to go the direction they want to go, and they use templating libraries like Cocos and Raja to get performance out of those,” said Stanzione. “But, you know, if I told our community to do that, first of all, right now, none of the codes would work. And, you know, I don’t have two years to get to it, either. Most of those systems [that you mentioned] are around the 2021 timeframe. Assuming they can make the software switch — and they have lots of good reasons to think that they can — their community is just very different.”

In a bit of friendly posturing, Stanzione also said he expects that despite those [big GPU] systems having higher spec’d performance (peak and Linpack) and higher funding levels, there will be a set of codes for which Frontera will outrun systems like Summit and Sierra. “We’ll put our productivity per dollar up against any of them,” said Stanzione, “and I think there’ll be a set of problems, particularly some of the big adaptive mesh, partial differential equations type models, where I bet we can outrun them in just raw speed because those codes just aren’t really friendly to those fat nodes. If you take away the GPUs, then Summit’s essentially a 3,000 node machine of plain-old CPUs and we have a lot more (nodes) than that. So, I think we will find some problems over the next two or three months, where Frontera is the fastest machine in the world.”

Read more about the science Frontera will be enabling at: https://fronteraweb.tacc.utexas.edu/

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

When in Rome: AMD Announces New Epyc CPU for HPC, Server and Cloud Wins

September 18, 2019

Where else but Rome could AMD hold the official Europe launch party for its second generation of Epyc microprocessors, codenamed Rome. Today, AMD did just that announcing key server wins, important cloud provider wins Read more…

By John Russell

Dell’s AMD-Powered Server Line Targets High-End Jobs

September 17, 2019

Dell Technologies rolled out five new servers this week based on AMD’s latest Epyc processor that are geared toward data-driven workloads running on increasingly popular multi-cloud platforms as well as in the HPC data Read more…

By George Leopold

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

AWS Solution Channel

A Guide to Discovering the Best AWS Instances and Configurations for Your HPC Workload

The flexibility and heterogeneity of HPC cloud services provide a welcome contrast to the constraints of on-premises HPC. Every HPC configuration is potentially accessible to any given workload in a well-resourced cloud HPC deployment, with vast scalability to spin up as much compute as that workload demands in any given moment. Read more…

HPE Extreme Performance Solutions

Intel FPGAs: More Than Just an Accelerator Card

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Rumors of My Death Are Still Exaggerated: The Mainframe

[Connect with Spectrum users and learn new skills in the IBM Spectrum LSF User Community.]

As of 2017, 92 of the world’s top 100 banks used mainframes. Read more…

Better Scientific Software: Turn Your Passion into Cash

September 13, 2019

Do you know your way around scientific software and programming? You think you can contribute to the community by making scientific software better? If so, then the Better Scientific Software (BSSW) organization wants yo Read more…

By Dan Olds

When in Rome: AMD Announces New Epyc CPU for HPC, Server and Cloud Wins

September 18, 2019

Where else but Rome could AMD hold the official Europe launch party for its second generation of Epyc microprocessors, codenamed Rome. Today, AMD did just that Read more…

By John Russell

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have Read more…

By Elizabeth Leake

Univa Brings Cloud Automation to Slurm Users with Navops Launch 2.0

September 11, 2019

Univa, the company behind Grid Engine, announced today its HPC cloud-automation platform NavOps Launch will support the popular open-source workload scheduler Slurm. With the release of NavOps Launch 2.0, “Slurm users will have access to the same cloud automation capabilities... Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Eyes on the Prize: TACC’s Frontera Quickly Ramps up Science Agenda

September 9, 2019

Announced a year ago and officially launched a week ago, the Texas Advanced Computing Center’s Frontera – now the fastest academic supercomputer (~25 petefl Read more…

By John Russell

Quantum Roundup: IBM Goes to School, Delft Tackles Networking, Rigetti Updates

September 5, 2019

IBM today announced a new open source quantum ‘textbook’, a series of quantum education videos, and plans to expand its nascent quantum hackathon program. L Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This