Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

By Jan Rowell

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale.

That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new technology’s potential impact for high-performance computing (HPC).

“When you put vast amounts of high-performance, byte-addressable NVRAM in the compute nodes, everything changes,” said Adrian Jackson, senior research fellow at EPCC, the supercomputing centre at the University of Edinburgh, and the software architect for a 34-node prototype platform the NEXTGenIO partner organizations co-developed to support their research. “The compute nodes become storage nodes as well as memory nodes, and you can scale your I/O bandwidth and use I/O differently. You need the right tools to access the data within the nodes, but you can use the data in different ways depending on your applications.”

The implications are exciting for HPC users like Tiago Quintino, who works with massive, fast-growing data sets at the European Center for Medium-Range Weather Forecasts (ECMWF). “We can do so much more,” he said. “We can have much more complex structures in memory. We can use the data where it is, without having to move it throughout the workflow. With the time we save, we can run more complex workflows, do more physics, increase model resolution. Extrapolating our data growth, which has been increasing three times every two years, an I/O system based on this technology will let me cope for the next 10-15 years. It is a game changer.

Exploring Non-Volatile, On-Node Memory

In addition to EPCC and ECMWF, NEXTGenIO partners include Fujitsu, Intel, Barcelona Supercomputing Center (BSC), the Technical University of Dresden, ARM, and ARCTUR. The platform they co-designed followed a requirements-driven process that also specified realistic constraints. It features a custom motherboard populated with 3 TB of Intel Optane DC persistent memory (DCPMM), dual 2nd Generation Intel Xeon Scalable processors, and 192 GB of DRAM. The Intel Optane DC memory is hosted as standard DIMMS that reside on the memory bus and can be controlled by the CPU’s integrated memory controllers. Nodes also connect to two Intel Omni-Path high-performance networks, making it possible for MPI traffic to travel over one network and storage communications across the other.

Software developed for the system includes a multi-node, local and distributed NVRAM file system that allows legacy applications to transparently benefit from the new memory/storage layer without application changes. The distributed file system uses application object stores to provide data locality and reduce reliance on parallel file systems such as Lustre. Other system software includes performance profiling and debugging tools, as well as extensions to the SLURM scheduler and workload manager for managing data locality and incorporating a job’s energy consumption into job placement decisions.

Fujitsu built the system and motherboard at its facility in Augsburg, Germany, and the system was installed at EPCC in late March 2019. It will be available to NEXTGenIO collaborators and select I/O researchers for the next three years, giving Europe a major resource to advance the understanding and use of a significant new memory technology.

Project members have begun sharing initial results that demonstrate the technology’s impact for varied HPC use cases.[1] Here are three examples.

ECMWF’s Integrated Forecasting System: Intense I/O in a Time-Critical Workflow

Based in the UK, ECMWF produces weather forecasts five to fifteen days out, multiple times per day, for its customers around the world. Its Integrated Forecasting System (IFS) writes its result—about 25 TB per hour—into ECMWF’s distributed Fields Database (FDB). The subsequent workflow involves several hundred postprocessing steps, many conducted in parallel and needing rapid access to the data output. If the central parallel file system is slowed by other workloads, forecasters have to throttle the forecast and slow the model.

Using the NEXTGenIO platform, ECMWF demonstrated the ability to output the data to the new class of memory and significantly increase performance. For IFS writing into ECMWF’s Fields Database, 16 NEXTGenIO nodes delivered 60 GiB/s read bandwidth and 72 GiB/s write bandwidth compared to sustained read throughput of 22.4 GiB/s and write throughput of 20 GiB/s on a system with 288 Lustre Object Store Service (OST) nodes with 10 disks per node. It produced an end-to-end improvement in the workflow of more than an order of magnitude. ECMWF expects to see further improvements upon optimizing the FDB code.

CASTEP: Massive Memory Requirements, Minimal I/O

CASTEP is shared source software that uses density functional theory to calculate material properties from first principles. It is used for a range of materials and substances, including DNA as well as new and exotic elements.

Many CASTEP simulations require large amounts of memory per MPI process, exceeding the memory capacity of typical HPC systems. This often forces users to reduce the number of MPI processes per node, underpopulating the CPUs and running the simulation over many nodes in order to fit the simulation into DRAM.

EPCC used CASTEP to run a memory-hungry DNA simulation on the NEXTGenIO platform, enabling a single DNA simulation that requires 20 nodes when using DRAM-only to run on just a single node, albeit much more slowly. On four nodes (Table 1), using five times fewer, the DCPMM implementation was just over three times slower than an all-DRAM execution on the NEXTGenIO system.

Table 1. CASTEP Benchmark Results

The practical implications are immense, providing HPC sites with an economical and power-efficient if somewhat slower alternative to deploying a full-DRAM platform for workloads where memory requirements outstrip compute needs. The freed nodes can be used for other jobs, optimizing overall throughput and adding to the cost benefits.

OpenFOAM: Heavy I/O with Numerous Small Files

OpenFOAM is an open source 3D computational fluid dynamics package that is effectively a collection of applications used in a complex workflow of tasks from mesh creation through postprocessing.

Here the challenge is not only the overall quantity of data, but also the large number of small files written for each time step. To explore the problem, EPCC simulated the air flow around a small electric aircraft. In 1,000 time steps, OpenFOAM was configured to write its results every five time steps. Running on 16 nodes with 448 processes, the interim results reached 806,400 files and 1.2 TB of data. Performance analysis showed that in a traditional implementation, I/O consumed 50 percent of the execution time, severely limiting scalability.

EPCC used the system software to effectively mount a node-local file system on the compute nodes’ Intel Optane DC memory. Interim results were written to the local node, using the DCPMM as storage and having the system software move the data on and off the nodes as needed. This reduced the overall runtime by as much as 50 percent, and the advantage increased with scale. These runtime savings provide opportunities to do more compute and explore more solution alternatives.

Insights from Early Adopters

NEXTGenIO collaborators offered the following suggestions for HPC users and technology innovators.

  • Think differently. “Don’t judge this technology the way you judge a parallel file system like Lustre,” said Quintino. “Lustre is like a truck—it moves a lot of data slowly. Given a lot of trucks, you can move a lot of data and have a lot of throughput. This is a Formula One race car, the pinnacle of an I/O system. It can be the first layer in a layered system, it can be a burst buffer, but we should think beyond that. It opens workflows we’ve never thought of before.”
  • Be curious. Think about what use cases are pertinent to your workload and data center challenges. “At ECMWF, DCPMM is part of the storage hierarchy,” said Jackson. “Other apps can use it as a file store, or as a multi-node file system that uses the memory to do normal parallel I/O. Some are using it to create a larger memory space so they can put a problem in a single node instead of 20 or 30 nodes. Exploiting DCPMM requires careful thought and design for applications, but the benefits can be large.”
  • Be willing to do some work. Quintino compares Intel Optane DC persistent memory to GPUs, which required some code modifications to fully benefit from. While DCPMM can be used without code modifications, many applications will benefit from explicit control of the memory. Intel offers tools and libraries to facilitate using the memory’s full feature set.

A Way to Do More Science                 

The NEXTGenIO platform will be available to HPC users whose research goals are compatible with those of the NEXTGenIO project. Fujitsu is offering the new class of memory for select PRIMERGY and PRIMEQUEST models, and its technical teams are applying their NEXTGenIO learnings as they consult with customers.

Intel Optane DC persistent memory and the innovation added by the NEXTGenIO partners mark a welcome change in the HPC landscape, according to Michèle Weiland, a senior research fellow at EPCC and project manager for NEXTGenIO. “DCPMM represents a change in the landscape in how memory, I/O, and storage systems will evolve over next few years,” she said. “It can potentially show that there’s a way out of the problems we’re currently seeing. For people who are struggling with current traditional HPC systems, who don’t have enough memory or fast enough storage, or who are limited by the amount of data they can write, this approach may give them a way to improve this, and do more science.”

To learn more about the NEXTGenIO project, visit http://nextgenio.eu

For information about gaining access to the platform, contact Professor Mark Parsons, [email protected], or Dr Michèle Weiland, [email protected]

About the Author 

Jan Rowell covers technology trends and innovations in HPC, artificial intelligence, and other areas.

[1] A paper describing some of these results will appear as “An Early Evaluation of Intel’s Optane DC Persistent Memory Module and its Impact on High Performance Scientific Applications” by Michèle Weiland and others, in SC ’19 Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis. Quintino and others from ECMWF describe the object-store file system in “A High-Performance Distributed Object-Store for Exascale Numerical Weather Prediction and Climate,” in PASC ’19: Proceedings of the Platform for Advanced Scientific Computing Conference, https://dl.acm.org/citation.cfm?id=3324989.3325726

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first planned U.S. exascale computer. Intel also provided a glimpse of Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutting for the Expo Hall opening is Monday at 6:45pm, with the Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This